

# **GATE**

---

# **2019**

**ANALOG  
CIRCUITS**

**ELECTRICAL ENGINEERING**



**ECG**  
Publications



A Unit of **ENGINEERS CAREER GROUP**

**Head Office:** S.C.O-121-122-123, 2<sup>nd</sup> floor, Sector-34/A, Chandigarh-160022

**Website:** [www.engineerscareergroup.in](http://www.engineerscareergroup.in)      **Toll Free:** 1800-270-4242

**E-Mail:** [ecgpublishations@gmail.com](mailto:ecgpublishations@gmail.com)      |      [info@engineerscareergroup.in](mailto:info@engineerscareergroup.in)

**GATE-2019:** Analog Circuits | Detailed theory with GATE & ESE previous year papers and detailed solutions.

©Copyright @2016 by ECG Publications

(A unit of **ENGINEERS CAREER GROUP**)

All rights are reserved to reproduce the copy of this book in the form storage, introduced into a retrieval system, electronic, mechanical, photocopying, recording, screenshot or any other form without any prior written permission from ECG Publications (A Unit of **ENGINEERS CAREER GROUP**).

**First Edition:** 2016

**Price of Book:** INR 630/-

---

**ECG PUBLICATIONS** (A Unit of **ENGINEERS CAREER GROUP**) collected and providing data like: theory for different topics or previous year solutions very carefully while publishing this book. If in any case inaccuracy or printing error may be found or occurred then **ECG PUBLICATIONS** (A Unit of **ENGINEERS CAREER GROUP**) owes no responsibility. The suggestions for inaccuracies or printing error will always be welcome by us.

# CONTENTS

CHAPTER	PAGE
1. DIODE CIRCUITS.....	1-81
2. BJT BIASING & SMALL SIGNAL ANALYSIS.....	82-192
3. FREQUENCY RESPONSE.....	193-216
4. OPERATIONAL AMPLIFIER & APPLICATION.....	217-314
5. FEEDBACK AMPLIFIER & OSCILLATOR.....	315-352
6. POWER AMPLIFIER.....	353-376
7. DIFFERENTIAL AMPLIFIER.....	377-389
8. FET & MOSFET.....	390-434



## CHAPTER - 1


### DIODE CIRCUITS

#### 1.1 INTRODUCTION

The simplest and most fundamental non-linear circuit element is a diode. Just like a resistor, the diode has two terminals but the diode has a non-linear i-v characteristics.

##### 1.1.1 Diode Circuits

DC analysis and models. The ideal diode may be considered the most fundamental non-linear circuit element.




In above fig(i) the diode is conducting. Thus its voltage drop will be zero and the current through it will be determined by the  $+10V$  supply and the  $1\text{ k}\Omega$  resistor as  $10\text{ mA}$ . In fig(ii) the diode is cut off and thus its current will be zero.

#### 1.1.2 A Simple Applications

##### 1.1.2.1 The Rectifier

The circuit consists of the series connection of a diode D and a resistor R.




**GATE QUESTIONS**

1. An AC voltage source  $V = 10 \sin(t)$  volts is applied to the following network. Assume that  $R_1 = 3k\Omega$ ,  $R_2 = 6k\Omega$  and  $R_3 = 9k\Omega$  and that the diode is ideal.

Rms circuit  $I_{rms}$  (in mA) through the diode is \_\_\_\_\_

[GATE - 2017]

2. The silicon diode, shown in the figure, has a barrier potential of 0.7 V. There will be no forward current flow through the diode, if  $V_{dc}$ , in volt, is greater than



[GATE - 2017]

- (a) 0.7
- (b) 1.3
- (c) 1.8
- (d) 2.6

3. In the circuit shown below,  $V_s$  is a constant voltage source and  $I_L$  is a constant current load




The value of  $I_L$  that maximizes the power absorbed by the constant current load is

[GATE - 2016]

- (a)  $\frac{V_s}{4R}$
- (b)  $\frac{V_s}{2R}$
- (c)  $\frac{V_s}{R}$
- (d)  $\infty$

4. Assume that the diode in the figure has  $V_{on} = 0.7$  V, but is otherwise ideal.



The magnitude of the current  $i_2$  (in mA) is equal to \_\_\_\_\_

[GATE - 2016]

5. The I-V characteristics of the zener diodes D1 and D2 are shown in figure 1. These diodes are used in the circuit given in figure II. If the supply voltage is varied from 0 to 100V, then breakdown occurs in




Figure I




Figure II

[GATE - 2016]

- (a) D1 only
- (b) D2 only
- (c) both D1 and D2
- (d) none of D1 and D2

6. In the circuit shown, assume that the diodes  $D_1$  and  $D_2$  are ideal. The average value of voltage  $V_{ab}$  (in Volts), across terminals 'a' and 'b' is \_\_\_\_\_.


**CHAPTER - 2**  
**BJT BIASING AND SMALL SIGNAL ANALYSIS**

**2.1 BASIC OF NETWORK**


1. KCL
2. KVL
3. Nodal Analysis

**Example.**



$I_1 + 2 = 6$



**1. Voltage Divider Rule**



$$v_1 = \frac{v \times Z_1}{Z_1 + Z_2}$$




## GATE QUESTIONS

1. Two identical nMOS transistors  $M_1$  and  $M_2$  are connected as shown below. The circuit is used as an amplifier with the input connected between G and S terminals and the output taken between D and S terminals,  $V_{bias}$  and  $V_D$  are so adjusted that both transistors are in saturation. The transconductance of this

combination is defined as  $g_m = \frac{\partial i_D}{\partial v_{GS}}$  while

the output resistance is  $r_o = \frac{\partial v_{DS}}{\partial i_D}$ , where  $i_D$  is

the current flowing into the drain of  $M_2$ . Let  $g_{m1}$ ,  $g_{m2}$  be the transconductances and  $r_{o1}$ ,  $r_{o2}$  be the output resistance of transistors  $M_1$  and  $M_2$ , respectively




Which of the following statements about estimates for  $g_m$  and  $r_o$  is correct?

[GATE - 2018]

- (a)  $g_m \approx g_{m1} \cdot g_{m2} \cdot r_{o2}$  and  $r_o \approx r_{o1} + r_{o2}$
- (b)  $g_m \approx g_{m1} + g_{m2}$  and  $r_o \approx r_{o1} + r_{o2}$
- (c)  $g_m \approx g_{m1}$  and  $r_o \approx r_{o1} \cdot g_{m2} \cdot r_{o2}$
- (d)  $g_m \approx g_{m1}$  and  $r_o \approx r_{o2}$

2. In the circuit shown below, the  $(W/L)$  value for  $M_2$  is twice that for  $M_1$ . The two nMOS transistors are otherwise identical. The threshold voltage  $V_T$  for both transistors is 1.0 V. Note that  $V_{GS}$  for  $M_2$  must be  $> 1.0$  V



Current through the nMOS transistors can be modeled as

$$I_{DS} = \mu C_{ox} \left( \frac{W}{L} \right) \left( (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right) \text{ for } V_{DS} \leq V_{GS} - V_T$$

$$I_{DS} = \mu C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_T)^2 / 2 \text{ for } V_{DS} \geq V_{GS} - V_T$$

The voltage (in volts, accurate to two decimal places) at  $V_x$  is \_\_\_\_\_.

[GATE - 2018]

3. An npn bipolar junction transistor (BJT) is operating in the active region. If the reverse bias across the base-collector junction is increased, then

[GATE - 2017]

- (a) The effective base width increase and common-emitter current gain increases
- (b) The effective base width increase and common-emitter current gain decreases
- (c) The effective base width decrease and common-emitter current gain increases
- (d) The effective base width decrease and common-emitter current gain decreases

4. Consider the circuit shown in figure. Assume base to emitter voltage  $V_{BE} = 0.8$  V and common base current gain ( $\alpha$ ) of transistor is unity



## CHAPTER - 3


### FREQUENCY RESPONSE

#### 3.1 CAPACITORS

There are three types of capacitors

1. Coupling Capacitor
2. Emitter Capacitor
3. Junction Capacitance/ Internal Capacitance

To determine the gain of amplifier with respect to itself frequency we need to do frequency analysis of amplifier in which response of the amplifier is studied over the range of frequency.



$$\text{Slope of DC Load Line} = -\frac{1}{R_C}$$


$$\text{Slope of AC Load Line, } m = -\frac{1}{R'_L} = -\left(\frac{1}{R_C} + \frac{1}{R_L}\right)$$

$$\therefore R'_L = \frac{1}{\left(\frac{1}{R_C} + \frac{1}{R_L}\right)}$$



The slope of AC line is greater as compared to slope of DC line.

#### 3.2 H-PARAMETER ANALYSIS OF BJT



$$V_1 = f(I, V_2)$$

$$I_2 = f(I, V_2)$$

$$V_1 = h_{11} I_1 + h_{12} V_2$$


$$I_2 = h_{21} I_1 + h_{22} V_2$$

## GATE QUESTIONS

1. For a superheterodyne receiver, the intermediate frequency is 15 MHz and the local oscillator frequency is 3.5 GHz. If the frequency of the received signal is greater than the local oscillator frequency, then the image frequency (in MHz) is \_\_\_\_\_

[GATE - 2016]

2. The ac schematic of an NMOS common-source stage is shown in the figure below, where part of the biasing circuits has been omitted for simplicity. For the n-channel MOSFET M, the transconductance  $g_m = 1$  mA/V, and body effect are to be neglected. The lower cut-off frequency in Hz of the circuit is approximately at



[GATE - 2013]

- (a) 8  
(b) 32  
(c) 50  
(d) 200

3. A bipolar transistor is operating in the active region with a collector current of 1 mA. Assuming that the  $\beta$  of the transistor is 100 and the thermal voltage ( $V_T$ ) is 25 mV, the transconductance ( $g_m$ ) and the input resistance ( $r_{\pi}$ ) of the transistor in the common emitter configuration, are

[GATE - 2004]

- (a)  $g_m = 25$  mA/V and  $r_{\pi} = 15.625$  kΩ  
(b)  $g_m = 40$  mA/V and  $r_{\pi} = 4.0$  kΩ  
(c)  $g_m = 25$  mA/V and  $r_{\pi} = 2.5$  kΩ  
(d)  $g_m = 40$  mA/V and  $r_{\pi} = 2.25$  kΩ

4. Three identical amplifiers with each one having a voltage gain of 50, input resistance of

1 kΩ and output resistance of 250 Ω, are cascaded. The open circuit voltage gain of the combined amplifier is

[GATE - 2004]

- (a) 49 dB  
(b) 51 dB  
(c) 98 dB  
(d) 102 Db

5. An npn BJT has  $g_m = 38$  mA/V,  $C_{\mu} = 10^{-14}$  F,  $C_{\pi} = 4 \times 10^{-13}$  F, and DC current gain  $\beta_0 = 90$ . For this transistor  $f_T$  and  $f_{\beta}$  are

[GATE - 2001]

- (a)  $f_T = 1.64 \times 10^8$  Hz and  $f_{\beta} = 1.47 \times 10^{10}$  Hz  
(b)  $f_T = 1.47 \times 10^{10}$  Hz and  $f_{\beta} = 1.47 \times 10^{10}$  Hz  
(c)  $f_T = 1.33 \times 10^{12}$  Hz and  $f_{\beta} = 1.47 \times 10^{10}$  Hz  
(d)  $f_T = 1.47 \times 10^{10}$  Hz and  $f_{\beta} = 1.33 \times 10^{12}$  Hz

6. An amplifier is assumed to have a single-pole high-frequency transfer function. The rise time of its output response to a step function input is 35 nsec. The upper-3 dB frequency (in MHz) for the amplifier to a sinusoidal input is approximately at

[GATE - 1999]

- (a) 4.55  
(b) 10  
(c) 20  
(d) 28.6

7. An npn transistor (with  $C = 0.3$  pF) has unity – gain cutoff frequency  $f_T$  of 400 \*\*\* at a dc bias current  $I_c = 1$  mA. The value of its  $C_{\mu}$  (in pF) is approximately ( $V_T = 26$  m \*\*) is

[GATE - 1999]

- (a) 15 pF  
(b) 12 pF  
(c) 17 pF  
(d) 10 pF

8. The  $f_T$  of a BJT is related to its  $g_m$ ,  $C_{\pi}$  and  $C_{\mu}$  as follows

[GATE - 1996]

- (a)  $f_T = \frac{C_{\pi} + C_{\mu}}{g_m}$   
(b)  $f_T = \frac{2\pi(C_{\pi} + C_{\mu})}{g_m}$

## ESE OBJ QUESTIONS

1. The gain of a bipolar transistor drops at high frequencies. This is due to

[EC ESE-2018]

- (a) Coupling and bypass capacitors
- (b) Early effect
- (c) Inter – electrode transistor capacitances
- (d) The fact that reactance becomes high

2. The n-p-n transistor made of silicon has a DC base bias voltage 15 V and an input base resistor 150 K $\Omega$ . Then the value of the base current into the transistor is

[EC ESE-2017]

- (a) 0.953 $\mu$ A
- (b) 9.53 $\mu$ A
- (c) 95.3 $\mu$ A
- (d) 953 $\mu$ A

3. The capacitance of a full wave rectifier, with 60Hz input signal, peak output voltage  $V_p = 10$ v, load resistance  $R = 10$ k $\Omega$  and input ripple voltage  $V_r = 0.2$ V, is

[EC ESE - 2016]

- (a) 22.7  $\mu$ F
- (b) 33.3  $\mu$ F
- (c) 41.7  $\mu$ F
- (d) 83.4  $\mu$ F

4. A full wave rectifier connected to the output terminals of the mains transformer produces an RMS voltage of 18V across the secondary. The no - load voltage across the secondary of the transformer is

[EC ESE - 2016]

- (a) 1.62 V
- (b) 16.2 V
- (c) 61.2 V
- (d) 6.12 V

5. A power supply uses bridge rectifier with capacitor input filter. If one of the diodes is defective, then

1. The dc load voltage will be lower than its expected value.
  2. Ripple frequency will be lower than its expected value.
  3. The surge current will increase manifold
- Which of the above statements are correct?

[EC ESE - 2015]

- (a) 1 and 2 only
- (b) 1 and 3 only
- (c) 2 and 3 only
- (d) 1, 2 and 3

6. In an L-section filter, a bleeder resistance is connected across the load to

[EC ESE - 2015]

- (a) Provide good regulation for all values of load
- (b) Ensure lower PIV of the diodes
- (c) Ensure lower values of capacitance in the filter
- (d) Reduce ripple content

7. In a voltage regulator, zener diode is

1. connected in series with filter output
2. Forward biased
3. Connected in parallel with filter output
4. Reversed biased

Which of the above are correct

[EC ESE - 2015]

- (a) 1 and 2
- (b) 3 and 4
- (c) 1 and 4
- (d) 2 and 3


8. With the increase of reverse bias in a p-n diode, the reverse current

[EC ESE - 2013]

- (a) Decreases
- (b) Increases
- (c) Remains constant
- (d) May increase or decrease depending upon doping

9. The transistor as shown in the circuit is operating in:

[EC ESE - 2013]



- (a) Cut - off region
- (b) Saturation region
- (c) Active region
- (d) Either in active or saturation region


## CHAPTER - 4

### OPERATIONAL AMPLIFIER AND APPLICATIONS

#### 4.1 INTRODUCTION

Operational amplifier is a d.c. coupled high gain voltage amplifier.

Operational amplifier is available in IC form and it can be obtained in 7 pin ICs or more than 14 pin IC's and many more.




$v^+$  and  $v^-$  are d.c. supplies


$v^+$  and  $v^-$  are the two dc power supplies which are necessary for its working.

$$v_{id} = v_+ - v_-$$

#### 4.1.1 Mathematical Model of Op-amp



Op-amp is design to sense the difference between voltage signal to applied between its two input signal.



$v_1$  and  $v_2$  are the voltage applied w.r.t ground.


$$\text{If } v_1 = v_2 = v \therefore v_o = A_v [ v - v ] = 0.$$

If we provide same input at both end then the output will be zero ideally.

Hence in ideal op-amp common voltage should be zero.

**GATE QUESTIONS**

1. In the circuit shown below, the op-amp is ideal and Zener voltage of the diode is 2.5 volts. At the input, unit step voltage is applied i.e.  $v_{IN}(t) = u(t)$  volts. Also at  $t = 0$ , the voltage across each of the capacitors is zero




The time  $t$ , in milliseconds, at which the output voltage  $v_{OUT}$  crosses  $-10$  V is

- (a) 2.5 (b) 5  
(c) 7.5 (d) 10

[GATE - 2018]


2. In the voltage reference circuit shown in the figure, the op-amp is ideal and transistors  $Q_1, Q_2, \dots, Q_{32}$  are identical in all respects and have infinitely large values of common-emitter current gain ( $\beta$ ). The collector current ( $I_C$ ) of the transistors is related to their base emitter voltage ( $V_{BE}$ ) by the relation  $I_C = I_s \exp(V_{BE}/V_T)$ ; where  $I_s$  is the saturation current. Assume that the voltage  $V_p$  shown in the figure is  $0.7V$  and the thermal voltage  $V_T = 26mV$



The output voltage  $V_{out}$  (in volts) is \_\_\_\_\_

[GATE - 2017]

3. Consider the constant current source shown in the figure below. Let  $\beta$  represent the current gain of the transistor




The load current  $I_0$  through  $R_L$  is

- (a)  $I_0 = \left(\frac{\beta+1}{\beta}\right) \frac{V_{ref}}{R}$  (b)  $I_0 = \left(\frac{\beta}{\beta+1}\right) \frac{V_{ref}}{R}$   
(c)  $I_0 = \left(\frac{\beta+1}{\beta}\right) \frac{V_{ref}}{2R}$  (d)  $I_0 = \left(\frac{\beta}{\beta+1}\right) \frac{V_{ref}}{2R}$

[GATE - 2017]

4. The following signal  $V_i$  of peak voltage  $8V$  is applied to the non-inverting terminal of an ideal Opamp. The transistor has  $V_{BE} = 0.7V, \beta = 100; V_{LED} = 1.5V, V_{CC} = 10V$  and  $-V_{CC} = -10V$ .



## CHAPTER - 5

### FEEDBACK AMPLIFIER AND OSCILLATOR

#### 5.1 FEEDBACK ARE OF TWO TYPES

1. Regenerative feedback [+ve (oscillators) feedback]
2. Degenerative feedback [-ve (amplifier) feedback]


In amplifier design negative feedback is applied to effect one or more of the following property  
Feedback in practical case is never 100%.

Feedback decide the fraction of output which is given back to the input.

#### 5.1.1 General structure of the feedback


1. Gain =  $\frac{\text{output}}{\text{input}} \Rightarrow \text{finite}$  [for all practical stable system]
2. Gain = finite  $\rightarrow$  mean output following input
3. Gain  $\Rightarrow \infty \Rightarrow \frac{\text{finite}}{\text{zero}} \rightarrow \frac{\text{output}}{\text{input}} \Rightarrow \text{unstable system}$

If gain is finite then output is finite for zero input. If this arrangement is intended arrangement then the system arrangement is stable. If the gain of the system become finite by chance then the system is unstable because the system with  $\infty$  gain are not practical possible.




**GATE QUESTIONS**

1. In the table multivibrator circuit shown in the figure, the frequency of oscillation (in kHz) at the output pin 3 is \_\_\_\_\_



[GATE - 2016]

2. The circuit shown in the figure has an ideal opamp. The oscillation frequency and the condition to sustain the oscillations, respectively, are



[GATE - 2015]

- (a)  $\frac{1}{CR}$  and  $R_1 = R_2$
- (b)  $\frac{1}{CR}$  and  $R_1 = 4R_2$
- (c)  $\frac{1}{2CR}$  and  $R_1 = R_2$


- (d)  $\frac{1}{2CR}$  and  $R_1 = 4R_2$

3. The desirable characteristics of a transconductance amplifier are

[GATE - 2014]

- (a) High input resistance and high output resistance
- (b) High input resistance and low output resistance
- (c) Low input resistance and high output resistance
- (d) Low input resistance and low output resistance

4. The feedback topology in the amplifier circuit (the base bias circuit is not shown for simplicity) in the figure is



[GATE - 2014]

- (a) Voltage shunt feedback
- (b) Current series feedback
- (c) Current shunt feedback
- (d) Voltage series feedback

5. In the ac equivalent circuit shown in the figure, if  $i_m$  is the input current and  $R_F$  is very large, the type of feedback is

## ESE OBJ QUESTIONS

1. An amplifier, without feedback, has a gain  $A$ . The distortion at full output is 10%. The distortion is reduced to 2% with negative feedback (feedback factor  $\beta = 0.03$ ). The values of  $A$  and  $A'$  (i.e., the gain with feedback) are, respectively, nearly

[EC ESE - 2018]

- (a) 133.3 and 18.5      (b) 133.3 and 26.7  
(c) 201.3 and 26.7      (d) 201.3 and 18.5

2. In a sinusoidal oscillator, sustained oscillation will be produced only if the loop gain (at the oscillation frequency) is

[EC ESE - 2016]

- (a) Less than unity but not zero  
(b) Zero  
(c) Unity  
(d) Greater than unity

3. Consider the following statements regarding Wien Bridge oscillator:

1. It has a larger bandwidth than the phase shift oscillator
2. It has a smaller bandwidth than the phase shift oscillator
3. It has 2 capacitors while the phase shift oscillator has 3 capacitors.
4. It has 3 capacitors while the phase shift oscillator has 2 capacitors.

Which of the above statements are correct ?

[EC ESE - 2016]

- (a) 1 and 3 only      (b) 2 and 4 only  
(c) 1 and 4 only      (d) 2 and 3 only

4. If the quality factor of a single-tuned amplifier is doubled, the bandwidth will

[EC ESE - 2016]

- (a) Remain the same  
(b) Become half  
(c) Become double  
(d) Become four times

5. Consider the following statements related to oscillator circuits.

1. The tank circuit of a Hartley oscillator is made up of a tapped capacitor and a common inductor.

2. The tank circuit of a Colpitts oscillator is made up of a tapped capacitor and a common inductor.

3. The Wien bridge oscillator is essentially a two-stage amplifier with an RC bridge in the first stage and the second stage serving as an inverter.

4. Crystal oscillators are fixed frequency oscillators with a high Q-factor.

Which of the above statements are correct?

[EC ESE - 2016]

- (a) 1, 2 and 3 only      (b) 2, 3 and 4 only  
(c) 1, 2 and 4 only      (d) 1, 3 and 4 only

6. A negative feedback of  $\beta = 2.5 \times 10^{-3}$  is applied to an amplifier of open-loop gain 1000. What is the change in overall gain of the feedback amplifier, if the gain of the internal amplifier is reduced by 20%?

[EE ESE - 2016]

- (a) 295.7      (b) 286.7  
(c) 275.7      (d) 266.7

7. In order to generate a square wave from a sinusoidal input signal, one can use

[EE ESE - 2015]

1. Schmitt trigger circuit
2. Clippers and amplifiers
3. Monostable multivibrator

Which of the above statements are correct?

- (a) 1, 2 and 3  
(b) 1 and 2 only  
(c) 1 and 3 only  
(d) 2 and 3 only

8. In a voltage-series feedback amplifier with open loop gain  $A_v$  and the feedback factor  $\beta$ , the input resistance becomes

[EE ESE - 2015]




## CHAPTER - 6

### POWER AMPLIFIERS

#### 6.1 POWER AMPLIFIER/LARGE SIGNAL AMPLIFIER

1. It is the last stage in multistage amplifier.
2. It is defined as ability of amplifier to convert available output dc power into ac power with the application of input signal.



#### 6.2 HARMONIC DISTORTION

1. In a power amplifier, signal amplitudes is very large. Hence signal is operated in linear & non-linear portion of input characteristics. So we get harmonics in output and harmonic distortion is present at output.

2. It is a non-linear distortion.

3. Fourier series expansion of collector current of power transistor is:

$$i_c = I_c + B_0 + B_1 \cos \omega t + B_2 \cos 2\omega t + \dots$$


where  $I_c + B_0$  is DC

$B_1 \cos \omega t$  is fundamental

$B_2 \cos 2\omega t$  is harmonics

#### 6.3 CLASSIFICATION OF OUTPUT STAGE

Output stages are classified according to the collector current wave form that result when an input is applied



$$\text{Second harmonic distortion, } D_2 = \left| \frac{B_2}{B_1} \right|$$

$$\text{Third harmonic distortion, } D_3 = \left| \frac{B_3}{B_1} \right|$$

AC power output due to fundamental component

$$P_{ac} = I_{rms}^2 R_0 = \left( \frac{B_1^2}{2} \right) R_0 \Rightarrow P_1$$

## GATE QUESTIONS

1. Which one of the following statements is correct about an ac-coupled common-emitter amplifier operating in the mid band region?

[GATE - 2016]

- (a) The device parasitic capacitances behave like open circuits, whereas coupling and bypass capacitances behave like short circuits.
- (b) The device parasitic capacitances coupling capacitances and bypass capacitances behave like open circuits.
- (c) The device parasitic capacitances, coupling capacitances and bypass capacitances behave like short circuits.
- (d) The device parasitic capacitances behave like short circuits, whereas coupling and bypass capacitances behave like open circuits.

2. Crossover distortion behavior is characteristic of

[GATE - 1999]


- (a) Class A output stage
- (b) Class B output stage
- (c) Class AB output stage
- (d) Common-base output stage

3. A power Amplifier delivers 50 W output at 50% efficiency. The ambient temperature is 25°C. If the maximum allowable junction temperature is 150°C, then the maximum thermal resistance  $\theta_{jc}$  that can be tolerated is \_\_\_\_\_.

[GATE - 1995]

4. The circuit shown in the figure supplies power to an  $8\Omega$  speaker, LS. The values of  $I_C$  and  $V_{CE}$  for this circuit will be  $I_C =$  \_\_\_\_\_ and  $V_{CE} =$  \_\_\_\_\_.

[GATE - 1995]



5. A class-A transformer coupled, transistor power Amplifier is required to deliver a power output of 10 watts. The maximum power Rating of the transistor should not be less than

[GATE - 1994]

- (a) 5W
- (b) 10W
- (c) 20W
- (d) 40W

6. In a transistor push-pull Amplifier

[GATE - 1993]

- (a) There is no d.c. present in the output
- (b) There is no distortion in the output
- (c) There is no even harmonics in the output
- (d) There is no add harmonics in the output

7. In case of class A amplifiers the ratio (efficiency of transformer coupled amplifier)/(efficiency of a transformer less amplifier) is

[GATE - 1987]

- (a) 2.9
- (b) 1.36
- (c) 1.0
- (d) 0.5



## ESE OBJ QUESTIONS

1. The Class-B- pull amplifier is an efficient two-transistor circuit, in which the two transistors operate in the following way:  
[EE ESE - 2016]
- Both transistors operate in the active region throughout the negative ac cycle
  - Both transistors operate in the active region for more than half – cycle but less than a whole cycle
  - One transistor conducts during the positive half-cycle and the other during the negative half-cycle
  - Full supply voltage appears across each of the transistors
2. Which of the following is the principal factor that contributes to the doubling of the conversion efficiency in a transformer coupled amplifier?  
[EE ESE - 2015]
- Reducing the power dissipated in the transistor
  - Eliminating the power dissipation in the transformer
  - Elimination of dc power dissipated in the load
  - Impedance matching of the transformer
3. A power amplifier operated from 12v battery gives an output of 2W. The maximum collector current in the circuit is  
[EC ESE - 2015]
- 166.7  $\mu$ A
  - 166.7mA
  - 166.7 mA
  - 16.67 mA
4. For a transformer, the load connected to the secondary has an impedance of  $8\Omega$ . Its reflected impedance on primary is observed to be  $648\Omega$ . The turns ratio of this transformer is  
[EE ESE - 2014]
- 6 : 1
  - 10 : 1
  - 9 : 1
  - 8 : 1
5. A power amplifier with a gain of  $100\angle 0^\circ$  has an output of 12v at 1.5 kHz along with a second harmonic content of 25 percent. A negative feedback is to be provided to reduce the harmonic content of the output to 2.5 percent. What should be the gain of the feedback path and the level of signal input to the overall system, respectively ?  
[EE ESE - 2014]
- 0.9 and 0.12 V
  - 0.9 and 12 V
  - 0.09 and 1.2 V
  - 9 and 0.12V
6. An output signal of a power amplifier has amplitudes of 2.5 V fundamental, 0.25 V, second harmonic and 0.1 V third harmonic. The total percentage harmonic distortion of the signal is  
[EC ESE - 2012]
- 12.8%
  - 10.8%
  - 6.4%
  - 1.4%
7. The second-harmonic component in the output of a transistor amplifier, without feedback, is  $B_2$ . The second harmonic component, with negative feedback  $B_2'$  is equal to (where  $A$  = Amplifier gain and  $\beta$  = feedback factor).  
[EC ESE - 2012]
- $\frac{B_2}{1 + A\beta}$
  - $B_2(1 + A\beta)$
  - $\frac{B_2}{\beta}$
  - $\frac{B_2}{A\beta}$
8. **Statement (I)** : Much of the distortion introduced in large signal amplifiers is eliminated by push –pull circuit  
**Statement (II)** : The signals applied to the two transistors applied to the two transistors in push -pull mode are  $180^\circ$  out of phase  
[EE ESE - 2012]

**CHAPTER - 7**  
**DIFFERENTIAL AMPLIFIERS**

**7.1 DIFFERENTIAL AMPLIFIER (BJT PAIR)**


It is also known as emitter coupled differential amplifier. It consists of 2 matched transistors  $Q_1$  and  $Q_2$ , whose emitters are joined together.



$$\frac{V_{cc} - V_{c1}}{R_c} = I_{c1}$$


$$V_{cc} - I_{c1}R_c = V_{c1}$$

$$V_{cc} - I_{c2}R_c = V_{c2}$$



## ESE OBJ QUESTIONS

1. The magnitude of the gain  $\frac{v_o}{v_i}$  in the inverting op-amp circuit shown in the figure is  $x$  with switch  $S$  open. When switch  $S$  is closed, the magnitude of the gain will be



[EE ESE - 2018]

- (a)  $x$   
(c)  $2x$

- (b)  $\frac{x}{2}$   
(d)  $\frac{2}{x}$

2. An op-amp is used in a notch filter. The notch frequency is 2 kHz, lower cut-off frequency is 1.8 kHz and upper cut-off frequency is 2.2 kHz. Then  $Q$  of the notch filter is

[EE ESE - 2018]

- (a) 3.5  
(c) 4.5

- (b) 4.0  
(d) 5.0


3. In op-amp based inverting amplifier with a gain of 100 and feedback resistance of  $47\text{k}\Omega$ , the op-amp input offset voltage is 6 mV and input bias current is 500 nA. The output offset voltage due to an input offset voltage and an input bias current, are

[EE ESE - 2018]

- (a) 300 mV and 23.5 mV  
(b) 606 mV and 47.0 mV

- (c) 300 mV and 47.0 mV  
(d) 606 mV and 23.5 mV

4. What is the gain of the amplifier circuit as shown in the figure?



[EE ESE - 2018]

- (a) 255  
(c) -31

- (b) 31  
(d) -255

5. **Statement (I) :**

In ideal case, the inverting and non-inverting input terminals of an operational amplifier are almost at the same potential.

- Statement (II) :**

It is common practice to connect the inverting and non-inverting terminals to the same point.

**Codes:**


[EE ESE - 2018]

- (a) Both Statement (I) and Statement (II) are individually true and Statement (II) is the correct explanation of Statement (I)  
(b) Both Statement (I) and Statement (II) are individually true but Statement (II) is not the correct explanation of Statement (I)  
(c) Statement (I) is true but Statement (II) is false  
(d) Statement (I) is false but Statement (II) is true

## CHAPTER - 8

### FET AND MOSFET

#### 8.1 INTRODUCTION



$$\omega_{dep} = \left[ \frac{2\epsilon}{q} \left[ \frac{1}{N_A} + \frac{1}{N_B} \right] [V_{bi} + V_R]^{1/2} \right]^{1/2}$$

$\omega_{dep}$  = Basic depletion with standard formula

$V_{bi}$  = Built in potential or contact potential

$$V_{bi} = V_T \ln \left[ \frac{N_A N_D}{n_i} \right]$$

$V_R$  = applied reverse biased

#### 8.1.1 Field Effect Transistor is an unipolar device


1. JFET-n-type and p-type

2. MOSFET


(i) Depletion type MOSFET-n type and p type

(ii) Depletion Enhancement type MOSFET-n type and p type


**Operational  
Amplifier**



**BJT  
Amplifier**



**FET  
Amplifier**



3. FET is a unipolar device because the current conduct only due to majority carrier this is known as the field effect transistor.

4. It is field effect transistor that is in which current is controlled by electric field and there is not leakage current and it is less noisy as compared to BJT.

5. Source, Drain and Gate are these Basic terminal of any FET device.

#### 8.1.2 Source

It is the terminal through which majority carriers enter the bar-since carrier come from it ie why is called as source.

#### 8.1.3 Drain

It is the terminal through which majority carrier leaves the channel. They are drain out from this terminal.

## GATE QUESTIONS

1. An n-channel enhancement mode MOSFET is biased at  $V_{BS} > V_{TH}$  and  $V_{DSD} > (V_{BS} - V_{TH})$ , where  $V_{GS}$  is the gate to source voltage,  $V_{DS}$  is the drain to source voltage and  $V_{TH}$  is the threshold voltage. Considering channel length modulation effect to be significant, the MOSFET behaves as a


[GATE - 2017]

- (a) Voltage source with zero output impedance
- (b) Voltage source with non-zero output impedance
- (c) Current source with finite output impedance
- (d) Current source with infinite output impedance

2. A MOS capacitor is fabricated on p-type Si (silicon) where the metal work function is 4.1 eV and electron affinity of Si is 4.0 eV,  $E_C - E_F = 0.9$  eV; where  $E_C$  and  $E_F$  are conduction band minimum and the Fermi energy levels of Si, respectively. Oxide  $\epsilon_r = 3.9$ ,  $\epsilon_0 = 8.85 \times 10^{-14}$  F/cm, oxide thickness  $t_{ox} = 0.1 \mu\text{m}$  and electron charge  $q = 1.6 \times 10^{-19}$  C. If the measured flat band voltage of this capacitor is  $-1$  V, then the magnitude of the fixed charge at the oxide semiconductor interface, in  $\text{nC/cm}^2$ , is \_\_\_\_\_.

[GATE - 2017]

3. Assuming that transistors  $M_1$  and  $M_2$  are identical and have a threshold voltage of 1V, the state of transistors  $M_1$  and  $M_2$  are respectively



[GATE - 2017]

- (a) Saturation, Saturation
- (b) Linear, Linear

- (c) Linear, Saturation
- (d) Saturation, Linear

4. In the circuit shown, transistor  $Q_1$  and  $Q_2$  are biased at a collector current of 2.6mA. Assuming the transistor current gains are sufficiently large to assume collector current equal to emitter current and thermal voltage of 26mV, the magnitude of voltage gain  $V_0/V_s$  in the mid band frequency range is \_\_\_\_\_ (up to second decimal place).

[GATE - 2017]

5. Consider the following statements for a metal oxide semiconductor field effect transistor (MOSFET)

P: As channel length reduces, OFF-state current increases

Q: As channel length reduces, output resistance increases

R: As channel length reduces, threshold voltage remains constant


S: As channel reduces, ON current increases

Which of the above statements are INCORRECT?

[GATE - 2017]

- (a) P and Q
- (b) P and S
- (c) Q and R
- (d) R and S

6. What is the voltage  $V_{out}$  in the following circuit?



[GATE - 2017]

# SOLUTIONS

**Sol. 1. (c)**

If the effect of channel length modulation is considered then the output resistance is finite value.

**Sol. 2. (6.903)**

So  $\phi_{\text{semiconductor}} = 4 + 0.9 = 4.9 \text{ eV}$

{Work function  $\Rightarrow E_{\text{vacuum}} - E_{\text{fermiclevel}}$ }

$$V_{\text{FB}} = \phi_{\text{ms}} - \frac{q_{\text{ox}}}{C_{\text{ox}}}$$

$$-1 = -0.8 - \frac{q_{\text{ox}}}{C_{\text{ox}}}$$

{  $V_{\text{FB}} \rightarrow$  Flat band voltage  
 $\phi_{\text{ms}} \rightarrow \phi_{\text{m}} - \phi_{\text{s}}$

{  $\frac{q_{\text{ox}}}{C_{\text{ox}}} \Rightarrow$  potential developed due to charge at surface }

$$0.2 = \frac{q_{\text{ox}}}{C_{\text{ox}}}$$


$$q_{\text{ox}} = 0.2 C_{\text{ox}}$$

$$= 0.2 \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}}$$

$$= 0.2 \times \frac{3.9 \times 8.85 \times 10^{-14}}{10^{-5}}$$

$$q_{\text{ox}} = 6.903 \text{ nC/cm}^2$$

**Sol. 3. (c)**



Given  $V_{\text{th}} = 1\text{V}$

Here both the transistors are 'ON'

For  $M_2$ :

$$V_G - V_{\text{th}} < V_D [1.5 < 3]$$

$\Rightarrow M_2$  is in saturation

For  $M_1$ :

Let us assume  $M_1$  is in saturation

$$(I_D)M_2 = (I_D)M_1$$

$$(2.5 - V_0 - 1)^2 = (2 - 1)^2 \quad [\because I_D \propto (V_{\text{GS}} - V_{\text{th}})^2]$$

$$\therefore V_0 = 0.5$$

$$V_{\text{GS}} - V_{\text{th}} > V_{\text{DS}} \quad [1 > 0.5]$$

$\Rightarrow$  out assumption is wrong

$\therefore M_1$  is in triode region

$M_2 \rightarrow$  saturation

$M_1 \rightarrow$  triode

**Sol. 4. (50)**

**Sol. 5. (c)**

Q: TRUE

R: FALSE: As channel length reduces, output resistance reduces

S: TRUE

**Sol. 6. (b)**

**Sol. 7. (2 mA)**

$$V_G = 8 \times \frac{5}{5+3} = 5\text{V}$$

$$V_s = I_D \cdot 1\text{k}\Omega$$

$$V_{\text{GS}} = 5 - I_D \cdot 1\text{k}\Omega$$

$$I_D = \frac{1}{2} \mu_n C_{\text{ox}} \frac{W}{L} (V_{\text{GS}} - V_{\text{tn}})^2$$

$$I_D = \frac{1}{2} \times 10^{-3} (5 - I_D \cdot 1\text{k} - 1)^2$$

$$2000I_D = (4 - I_D \cdot 1\text{k})^2$$

$$2000I_D = 16 + I_D^2 \cdot 10^6 - 8I_D \cdot 1\text{k}$$

$$10^6 I_D^2 - 10^4 I_D + 16 = 0$$



## ESE OBJ QUESTIONS

1. When the drain voltage in an n- MOSFET is negative, it is operating in
- (c) 775  $\Omega$                       (d) 800 $\Omega$
- [EE ESE - 2015]
- (a) Active region                      (b) Inactive region  
(c) Ohmic region                      (d) Reactive region
2. Consider the following statements regarding a differential amplifier using an FET pair, the differential output offset voltage is due to
1. Mismatch between FET parameters
  2. Difference between the values of resistors used in the circuit even through they are marked nominally equal
  3. Variation in the operating voltage of the circuit
- Which of the above statements are correct ?
- [EE ESE - 2014]
- (a) 1, 2 and 3                      (b) 2 and 3 only  
(c) 1 and 3 only                      (d) 1 and 2 only
3. **Statement (I):** MOSFET's are intrinsically faster than bipolar devices  
**Statement (II):** MOSFETs have excess minority carrier
- [EE ESE - 2013]
- (a) Both statement(I) and statement (II) are individually true and statement (II) is the correct explanation of statement (I)  
(b) Both statement(I) and statement (II) are individually true but statement (II) is not the correct explanation of statement (I)  
(c) Statement (I) is true but statement (II) is false  
(d) Statement (I) is false but statement (II) is true
4. The value of the capacity reactance obtainable from a reactance FET whose  $g_m$  is 12 rms when the gate-to-source resistance is 1/9 of the reactance of the gate-to-drain capacitor at frequency 5MHz is
- [EE ESE - 2013]
- (a) 650 $\Omega$                       (b) 750 $\Omega$
5. The following statements refer to an n-channel FET operated in the active region
1. The gate voltage  $V_{GS}$  reverse biases the junction
  2. The drain voltage  $V_{DD}$  is negative with respect to the source
  3. The current in the n channel is due to electrons
  4. Increasing in the reverse bias  $V_{GS}$  increase the cross section for conduction
- [EE ESE - 2013]
- (a) 1 and 2                      (b) 1 and 3  
(c) 2 and 3                      (d) 3 and 4
6. The regions of operation of MOSFET to work as a linear resistor and linear amplifier are
- [EE ESE - 2013]
- (a) Cut off and saturation respectively  
(b) Triode cut off respectively  
(c) Triode and saturation respectively  
(d) Saturation and triode respectively
7. **Statement (I):** Most JFETs are designed to work in depletion mode  
**Statement (II):** Depletion mode takes advantage of very high input resistance of reverse biased state
- [EE ESE - 2012]
- (a) Both statement(I) and statement (II) are individually true and statement (II) is the correct explanation of statement (I)  
(b) Both statement(I) and statement (II) are individually true but statement (II) is not the correct explanation of statement (I)  
(c) Statement (I) is true but statement (II) is false  
(d) Statement (I) is false but statement (II) is true