# **GATE** 2019

# ANALOG CIRCUITS

# **ELECTRICAL ENGINEERING**





# A Unit of ENGINEERS CAREER GROUP

Head Oce: S.C.O-121-122-123, 2ndoor, Sector-34/A, Chandigarh-160022Website:www.engineerscareergroup.inToll Free: 1800-270-4242E-Mail:ecgpublicaons@gmail.cominfo@engineerscareergroup.in

**GATE-2019:** Analog Circuits | Detailed theory with GATE & ESE previous year papers and detailed solu ons.

©Copyright @2016 by ECG Publica ons (A unit of ENGINEERS CAREER GROUP)

All rights are reserved to reproduce the copy of this book in the form storage, introduced into a retrieval system, electronic, mechanical, photocopying, recording, screenshot or any other form without any prior wri en permission from ECG Publica ons (A Unit of ENGINEERS CAREER GROUP).

First Edi on: 2016

Price of Book: INR 630/-

**ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) collected and proving data like: theory for di erent topics or previous year solu ons very carefully while publishing this book. If in any case inaccuracy or prin ng error may nd or occurred then **ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) owes no responsibility. The sugges ons for inaccuracies or prin ng error will always be welcome by us.

	CONTENTS	
	CHAPTER	PAGE
1.	DIODE CIRCUITS	1-81
2.	BJT BIASING & SMALL SIGNAL ANALYSIS	82-192
3.	FREQUENCY RESPONSE	193-216
4.	OPERATIONAL AMPLIFER & APPLICATION	217-314
5.	FEEDBACK AMPLIFER & OSCILLATOR	315-352
6.	POWER AMPLIFER	353-376
7.	DIFFERENTIAL AMPLIFIER	377-389
8.	FET & MOSFET	390-434


# CHAPTER - 1 DIODE CIRCUITS

# **1.1 INTRODUCTION**

The simplest and most fundamental non-linear circuit element is a diode. Just like a resistor, the diode has two terminals but the diode has a non-linear i-v characteristics.

# **1.1.1 Diode Circuits**

DC analysis and models. The ideal diode may be considered the most fundamental non-linear circuit element.




In above fig(i) the diode is conducting. Thus its voltage drop will be zero and the current through it will be determined by the +10V supply and the 1 k $\Omega$  resistor as 10 mA. In fig(ii) the diode is cut off and thus its current will be zero.


#### 1.1.2 A Simple Applications

# 1.1.2.1 The Rectifier

The circuit consists of the series connection of a diode D and a resistor R.




diode is ideal.



[GATE - 2016]

2. The silicon diode, shown in the figure, has a barrier potential of 0.7 V. There will be no forward current flow through the diode, if V<sub>dc</sub>, in volt, is greater than



3. In the circuit shown below,  $V_s$  is a constant voltage source and IL is a constant current load

The value of I<sub>L</sub> that maximizes the power




(a) 0.7

(c) 1.8

4. Assume that the diode in the figure has  $V_{on} =$ 0.7 V, but is otherwise ideal.


5. The I-V characteristics of the zener diodes D1 and D2 are shown in figure 1. These diodes are used in the circuit given in figure II. If the supply voltage is varied from 0 to 100V, then breakdown occurs in



**ECG PUBLICATIONS** A unit of ENGINEERS CAREER GROUP



# ANALOG CIRCUITS



### ANALOG CIRCUITS

**GATE-2019** 




1. Two identical nMOS transistors  $M_1$  and  $M_2$  are connected as shown below. The circuit is used as an amplifier with the input connected between G and S terminals and the output taken between D and S terminals,  $V_{bias}$  and  $V_D$  are so adjusted that both transistors

are in saturation. The transconductance of this combination is defined as  $g_m = \frac{\partial i_D}{\partial v_{GS}}$  while

the output resistance is  $r_0 = \frac{\partial v_{DS}}{\partial i_D}$ , where  $i_D$  is

the current flowing into the drain of  $M_2$ . Let  $g_{m1}$ ,  $g_{m2}$  be the transcondcutances and  $r_{o1}$ ,  $r_{o2}$  be the output resistance of transistors  $M_1$  and  $M_2$ , respectively




Which of the following statements about estimates for  $g_m$  and  $r_0$  is correct?

[GATE - 2018]

- (a)  $g_m \approx g_{m1} \cdot g_{m2} \cdot r_{02}$  and  $r_0 \approx r_{01} + r_{02}$
- (b)  $g_m \approx g_{m1} + g_{m2}$  and  $r_0 \approx r_{01} + r_{02}$
- (c)  $g_m \approx g_{m1}$  and  $r_0 \approx r_{01} \cdot g_{m2} \cdot r_{02}$
- (d)  $g_m \approx g_{m1}$  and  $r_0 \approx r_{02}$

2. In the circuit shown below, the (W/L) value for  $M_2$  is twice that for  $M_1$ . The two nMOS transistors are otherwise identical. The threshold voltage  $V_T$  for both transistors is 1.0 V. Note that  $V_{GS}$  for  $M_2$  must be > 1.0 V



Current through the nMOS transistors can be modeled as

$$\begin{split} I_{DS} &= \mu C_{ox} \left(\frac{W}{L}\right) \left( (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right) \text{for } V_{DS} \le V_{GS} - V_T \\ I_{DS} &= \mu C_{ox} \left(\frac{W}{L}\right) \left( V_{GS} - V_T \right) / 2 \text{ for } V_{DS} \le V_{GS} - V_T \end{split}$$

The voltage (in volts, accurate to two decimal places) at  $V_x$  is \_\_\_\_\_.

[GATE - 2018]

**3.** An npn biplar junction transistor (BJT) is operating in the active region. If the reverse bias across the base-collector junction is increased, then

[GATE - 2017]

(a) The effective base width increase and common-emitter current gain increases

(b) The effective base width increase and common-emitter current gain decreases

(c) The effective base width decrease and common-emitter current gain increases

(d) The effective base width decrease and common-emitter current gain decreases

4. Consider the circuit shown in figure. Assume base to emitter voltage  $V_{BE} = 0.8V$  and common base current gain ( $\alpha$ ) of transistor is unity


# CHAPTER - 3 FREQUENCY RESPONSE

#### **3.1 CAPACITORS**

There are three types of capacitors

- 1. Coupling Capacitor
- 2. Emitter Capacitor
- 3. Junction Capacitance/ Internal Capacitance

To determine the gain of amplifier with respect to itself frequency we need to do frequency analysis of amplifier in which response of the amplifier is studied over the range of frequency.





(a) 49 dB

(c) 98 dB


(a) 4.55

(c) 20

**1.** For а superheterodyne receiver, the intermediate frequency is 15 MHz and the local oscillator frequency is 3.5 GHz. If the frequency of the received signal is greater than the local oscillator frequency, then the image frequency (in MHz) is

# [GATE - 2016]

2. The ac schematic of an NMOS commonsource stage is shown in the figure below, where part of the biasing circuits has been omitted for simplicity. For the n-channel MOSFET M, the transconductance gm = 1mA/V, and body effect are to be neglected. The lower cut-off frequency in Hz of the circuit is approximately at



(c) 50

3. A bipolar transistor is operating in the active region with a collector current of 1 mA. Assuming that the  $\beta$  of the transistor is 100 and the thermal voltage  $(V_T)$  is 25 mV, the transconductance (gm) and the input resistance  $(r\pi)$  of the transistor in the common emitter configuration, are

(a)  $g_m = 25 \text{mA/V}$  and  $r_\pi = 15.625 \text{ k}\Omega$ (b)  $g_m = 40 \text{mA/V}$  and  $r_\pi = 4.0 \text{ k}\Omega$ (c)  $g_m = 25 \text{mA/V}$  and  $r_\pi = 2.5 \text{ k}\Omega$ (d)  $g_m = 40 \text{mA/V}$  and  $r_\pi = 2.25 \text{ k}\Omega$ 

4. Three identical amplifiers with each one having a voltage gain of 50, input resistance of

1 k $\Omega$  and output resistance of 250  $\Omega$ , are cascaded. The open circuit voltage gain of the combined amplifier is

> (b) 51 dB (d) 102 Db

5. An npn BJT has  $g_m = 38$  mA/V,  $C_{\mu} = 10^{-14}$ F,  $C_{\pi} = 4 \times 10^{-13}$  F, and DC current gain  $\beta_0 = 90$ . For this transistor  $f_T$  and  $f_\beta$  are

#### [GATE - 2001]

[GATE - 2004]

(a)  $f_T = 1.64 \times 10^8$  Hz and  $f_\beta = 1.47 \times 10^{10}$  Hz (b)  $f_T = 1.47 \times 10^{10}$  Hz and  $f_\beta = 1.47 \times 10^{10}$  Hz (c)  $f_T = 1.33 \times 10^{12}$  Hz and  $f_\beta = 1.47 \times 10^{10}$  Hz (d)  $f_T = 1.47 \times 10^{10}$  Hz and  $f_\beta = 1.33 \times 10^{12}$  Hz

6. An amplifier is assumed to have a single-pole high-frequency transfer function. The rise time of its output response to a step function input is 35 nsec. The upper-3 dB frequency (in MHz) for the amplifier to a sinusoidal input is approximately at

> [GATE - 1999] (b) 10 (d) 28.6

7. An npn transistor (with C = 0.3 pF0 has unity - gain cutoff frequency fT of 400 \*\*\* at a dc bias current Ic = 1 mA. The value of its  $C\mu$  (in pF) is approximately (VT = 26 m \*\*) is

	[GATE - 1999]
(a) 15 pF	(b) 12 pF
(c) 17 pF	(d) 10 pF

**8.** The fT of a BJT is related to its gm,  $C\pi$  and Cµ as follows

(a) 
$$f_{T} = \frac{C_{\pi} + C_{\mu}}{g_{m}}$$
  
(b)  $f_{T} = \frac{2\pi(C_{\pi} + C_{\mu})}{g_{m}}$ 

ECG PUBLICATIONS 211 A unit of ENGINEERS CAREER GROUP

ANALOG CIRCUITS

Ð

**ESE OBJ QUESTIONS** 

0			
<b>1.</b> The gain of a bipol	ar transistor drops at high	6. In an L-section filter, a bleeder resistance is	
frequencies. This is du		connected across the load to	
1	[EC ESE-2018]	[EC ESE - 2015	
(a) Coupling and bypa		(a) Provide good regulation for all values o	
(b) Early effect	-	load	
(c) Inter – electrode tr	ansistor capacitances	(b) Ensure lower PIV of the diodes	
(d) The fact that reacta	ance becomes high	(c) Ensure lower values of capacitance in the	
<b>A</b> TT1 ( ) ( )		filter	
-	made of silicon has a DC	(d) Reduce ripple content	
_	5 V and an input base	7. In a valtage magulatan genen diada is	
	en the value of the base	7. In a voltage regulator, zener diode is	
current into the transis		1. connected in series with filter output 2. Forward biased	
(a) 0.052A	(b) 0 52A	3. Connected in parallel with filter output	
(a) $0.953 \mu A$	(b) 9.53µA	4. Reversed biased	
(c) 95.3µA	(d) 953µA	Which of the above are correct	
3. The capacitance of	a full wave rectifier, with	EC ESE - 2015	
	k output voltage $V_p = 10v$ ,	(a) 1 and 2 (b) 3 and 4	
	$10k\Omega$ and input ripple		
voltage $V_r = 0.2V$ , is	1 11		
	[EC ESE - 2016]	8. With the increase of reverse bias in a p-r	
(a) 22.7 μF	(b) 33.3 μF	diode, the reverse current	
(c) 41.7 µF	(d) 83.4 μF	[EC ESE - 2013	
4 4 6 11		(a) Decreases	
	er connected to the output	(b) Increases	
	transformer produces and	(c) Remains constant (d) May increase or decrease depending upon	
	across the secondary. The	(d) May increase or decrease depending upon doping	
transformer is	ross the secondary of the	doping	
transformer is	[EC ESE - 2016]	9. The transistor as shown in the circuit i	
(a) 1.62 V	(b) 16.2 V	operating in:	
(c) 61.2 V	(d) 6.12 V	[EC ESE - 2013	
		$T^{+5V}$	
	ises bridge rectifier with	5kΩ 🕏	
	If one of the diodes is	S I	
defective, then		C	
	ge will be lower than it	100kΩ	
expected value.		В	
	will be lower than its	L L L L L L L L L L L L L L L L L L L	
expected value.	vill increase manifold	<sup>5V</sup> 十	
3. The surge current w Which of the above sta			
when of the above st	[EC ESE - 2015]	(a) Cut - off region	
(a) 1 and 2 only	(b) 1 and 3 only	(b) Saturation region	
(c) 2 and 3 only	(d) 1, 2 and 3	(c) Active region	
(-) = and 0 only	(-) 1, 2 and 5	(d) Either in active or saturation region	
		ECG PUBLICATIONS	
		215	

A unit of ENGINEERS CAREER GROUP


215

# **CHAPTER - 4 OPERATIONAL AMPILIFIER AND APPLICATIONS**

# **4.1 INTRODUCTION**

Operational amplifier is a d.c. coupled high gain voltage amplifier.


Operational amplifier is available in IC form and it can be obtained in 7 pin ICs or more than 14 pin IC's and many more.




 $v^+$  and  $v^-$  are d.c. supplies

 $v^{+}$  and  $v^{-}$  are the two dc power supplies which are necessary for its working.  $v_{id}$  =  $v_{+}-v_{-}$ 

# 4.1.1 Mathematical Model of Op-amp



Op-amp is design to sense the difference between voltage signal to applied between its two input signal.




 $v_1$  and  $v_2$  are the voltage applied w.r.t ground. If  $v_1 = v_2 = v \therefore v_0 = Av [v - v] = 0$ .

If we provide same input at both end then the output will be zero ideally. Hence in ideal op-amp common voltage should be zero.

[GATE - 2017]



1. In the circuit shown below, the op-amp is ideal and Zener voltage of the diode is 2.5 volts. At the input, unit step voltage is applied i.e. $v_{IN}(t) = u(t)$  volts. Also at t = 0, the voltage across each of the capacitors is zero




The time t, in milliseconds, at which the output voltage  $v_{OUT}$  crosses -10 V is

(a) 2.5 (b) 5 [GATE - 2018]


(d) 10

(c) 7.5

2. In the voltage reference circuit shown in the figure, the op-amp is ideal and transistors  $Q_1$ ,  $Q_2$  .....,  $Q_{32}$  are identical in all respects and have infinitely large values of common-emitter current gain ( $\beta$ ). The collector current ( $I_c$ ) of the transistors is related to their base emitter voltage ( $V_{BE}$ ) by the relation  $I_C = I_S \exp(V_{BE}/V_T)$ ; where  $I_s$  is the saturation current. Assume that the voltage  $V_p$  shown in the figure is 0.7V nad the thermal voltage  $V_T = 26mV$ 




**3.** Consider the constant current source shown in the figure below. Let  $\beta$  represent the current gain of the transistor



The load current I<sub>0</sub> through RL is

$$[GATE - 2017]$$
(a)  $I_0 = \left(\frac{\beta+1}{\beta}\right) \frac{V_{ref}}{R}$ 
(b)  $I_0 = \left(\frac{\beta}{\beta+1}\right) \frac{V_{ref}}{R}$ 
(c)  $I_0 = \left(\frac{\beta+1}{\beta}\right) \frac{V_{ref}}{2R}$ 
(d)  $I_0 = \left(\frac{\beta}{\beta+1}\right) \frac{V_{ref}}{2R}$ 

4. The following signal V<sub>i</sub> of peak voltage 8V is applied to the non-inverting terminal of an ideal Opamp. The transistor has  $V_{BE} = 0.7V$ ,  $\beta = 100$ ;



ECG PUBLICATIONS A unit of ENGINEERS CAREER GROUP

# **CHAPTER - 5 FEEDBACK AMPLIFIER AND OSCILLATOR**

# 5.1 FEEDBACK ARE OF TWO TYPES

1. Regenerative feedback [+ve (oscillators) feedback]


2. Degenerative feedback [-ve (amplifier) feedback]

In amplifier design negative feedback is applied to effect one or more of the following property Feedback in practical case is never 100%. Feedback decide the fraction of output which is given back to the input.

#### 5.1.1 General structure of the feedback


- 1. Gain =  $\frac{\text{output}}{\text{input}}$   $\Rightarrow$  finite [for all practical stable system]
- 2. Gain = finite  $\rightarrow$  mean output following input
- 3. Gain  $\Rightarrow \infty \Rightarrow \frac{\text{finite}}{\text{zero}} \rightarrow \frac{\text{output}}{\text{input}} \Rightarrow \text{unstable system}$

If gain is finite then output is finite for zero input. If this arrangement is intended arrangement then the system arrangement is stable. If the gain f the system become finite by chance then the system is unstable became the system with  $\infty$  gain are not practical possible.






**1.** In the table multivibrator circuit shown in the figure, the frequency of oscillation (in kHz) at the output pin 3 is



[GATE - 2016]

2. The circuit shown in the figure has an ideal opamp. The oscillation frequency and the condition to sustain the oscillations, respectively, are



simplicity) in the figure is

desirable **3.** The characteristics of а transconductance amplifier are

[GATE - 2014]

(a)High input resistance and high output resistance (b)High input resistance and low output


resistance

(c)Low input resistance and high output resistance

(d)Low input resistance and low output resistance

4. The feedback topology in the amplifier

circuit (the base bias circuit is not shown for



**ECG PUBLICATIONS** 338 A unit of ENGINEERS CAREER GROUP

### ANALOG CIRCUITS

**ESE OBJ QUESTIONS** 


1. An amplifier, without feedback, has a gain A. 1. The tank circuit of a Hartley oscillator is The distortion at full output is 10%. The made up of a tapped capacitor and a common distortion is reduced to 2% with negative inductor. feedback (feedback factor  $\beta = 0.03$ ). The values 2. The than circuit of a Colpitts oscillator is made up of a tapped capacitor and a common of A and A'(i.e, the gain with feedback) are, oscillator. respectively, nearly 3. The wien bridge oscillator is essentially a two [EC ESE - 2018] -stage amplifier with an RC bridge in the first (a) 133.3 and 18.5 (b) 133.3 and 26.7 stage and the second stage serving as an (c) 201.3 and 26.7 (d) 201.3 and 18.5 inverter. 2. In a sinusoidal oscillator, sustained oscillator 4. Crystal oscillators are fixed frequency will be produced only if the loop gain (at the oscillators with a high Q - factor. oscillation frequency) is Which of the above statements are correct? [EC ESE - 2016] [EC ESE - 2016] (a) Less than unity but not zero (b) 2, 3 and 4 only (a) 1, 2 and 3 only (b) Zero (c) 1, 2 and 4 only (d) 1, 3 and 4 only (c) Unity **6.** A negative feedback of  $\beta = 2.5 \times 10^{-3}$  is (d) Greater than unity applied to an amplifier of open-loop gain 1000. **3.** Consider the following statements regarding What is the change in overall gain of the Wien Bridge oscillator: feedback amplifier, if the gain of the internal 1. It has a larger banwidth than the phase shift amplifier is reduced by 20%? oscillator [EE ESE - 2016] 2. It has a smaller bandwidth than the phase (a) 295.7 (b) 286.7 shift oscillator (c) 275.7 (d) 266.7 3. It has 2 capacitor while the phase shift oscillator has 3 capacitors. 7. In order to generate a square wave form a sinusoidal input signal ,one can use 4. It has 3 capacitors while the phase shift oscillator has 2 capacitors. [EE ESE - 2015] 1. Schmitt trigger circuit Which of the above statements are correct? 2. Clippers and amplifiers [EC ESE - 2016] 3. Monostable multivibrator (a) 1 and 3 only (b) 2 and 4 only (c) 1 and 4 only (d) 2 and 3 only Which of the above statements are correct? (a) 1, 2 and 3 4. If the quality factor of a single-tuned (b) 1 and 2 only amplifier is doubled, the bandwidth will (c) 1 and 3 only [EC ESE - 2016] (d) 2 and 3 only (a) Remain the same (b) Become ball 8. In a voltage-series feedback amplifier with (c) Become double open loop gain  $A_v$  and the feedback factor  $\beta$ , the (d) Become four times input resistance becomes [EE ESE - 2015] 5. Consider the following statements related to oscillator circuits.

# CHAPTER - 6 POWER AMPLIFIERS

# 6.1 POWER AMPLIFIER/LARGE SIGNAL AMLIFIER

1. It is the last stage in multistage amplifier.

2. It is defined as ability of amplifier to convert available output dc power into ac power with the application of input signal.



#### **6.2 HARMONIC DISTORTION**

1. In a power amplifier, signal amplitudes is very large. Hence signal is operated in linear & nonlinear portion of input characteristics. So we get harmonics in output and harmonic distortion is present at output.

2. It is a non-linear distortion.

3. Fourier series expansion of collator current of power transistor is:

 $i_c = I_c + B_0 + B_1 cos\omega t + B_2 cos2\omega t + \dots$ 


where  $I_c + B_0$  is DC

 $B_1 \cos \omega t$  is fundamental

B<sub>2</sub>cos2ωt is harmonics


# 6.3 CLASSIFICATION OF OUTPUT STAGE

Output stages are classified according to the collector current wave form that result when an input is applied



# ANALOG CIRCUITS

GATE-2019



### ANALOG CIRCUITS

**ESE OBJ QUESTIONS** 

1. The Class-B- pull amplifier is an efficient | 5. A power amplifier with a gain of  $100 \angle 0^{\circ}$  has two-transistor circuit, in which the two an output of 12v at 1.5 kHz along with a second transistors operate in the following way: harmonic content of 25 percent. A negative [EE ESE - 2016] feedback is to be provided to reduce the (a) Both transistors operate in the active region harmonic content of the output to 2.5 percent. throughout the negative ac cycle What should be the gain of the feedback path (b) Both transistors operate in the active region and the level of signal input to the overall for more than half – cycle but less than a whole system, respectively? cvcle [EE ESE - 2014] (c) One transistor conducts during the positive (a) 0.9 and 0.12 V (b) 0.9 and 12 V half-cycle and the other during the negative (c) 0.09 and 1.2 V (d) 9 and 0.12V half-cycle (d) Full supply voltage appears across each of 6. An output signal of a power amplifier has the transistors amplitudes of 2.5 V fundamental, 0.25 V, second harmonic and 0.1 V third harmonic. The 2. Which of the following is the principal factor total percentage harmonic distortion of the that contributes to the doubling of the signal is conversion efficiency in a transformer coupled [EC ESE - 2012] (b) 10.8% amplifier? (a) 12.8% (c) 6.4% [EE ESE - 2015] (d) 1.4% (a) Reducing the power dissipated in the transistor 7. The second-harmonic component in the (b) Eliminating the power dissipation in the output of a transistor amplifier, without transformer feedback, is B<sub>2</sub>. The second harmonic (c) Elimination of dc power dissipated in the component, with negative feedback  $B_2$ ' is equal load to (where A = Amplifier gain and  $\beta$  = feedback (d) Impedance matching of the transformer factor). [EC ESE - 2012] 3. A power amplifier operated from 12v battery (a)  $\frac{1}{1+A\beta}$ (b)  $B_2(1 + A\beta)$ gives an output of 2W. The maximum collector current in the circuit is (c)  $\frac{B_2}{B}$ (d)  $\frac{B_2}{AB}$ **[EC ESE - 2015** (a) 166.7 µA (b) 166.7mA (c) 166.7 mA (d) 16.67 mA 8. Statement (I) : Much of the distortion 4. For a transformer, the load connected to the introduced in large signal amplifiers is secondary has an impedance of  $8\Omega$ . Its reflected eliminated by push --pull circuit impedance on primary is observed to be  $648\Omega$ . Statement (II) : The signals applied to the two The turns ratio of this transformer is tors applied to the two transistors in push

The turns ratio c		transistors applied to the tv
	[EE ESE - 2014]	-pull mode are 180° out of
(a) 6 : 1	(b) 10 : 1	•
(c) 9 : 1	(d) 8 : 1	


phase


[EE ESE - 2012]

# **CHAPTER - 7 DIFFERENTIAL AMPLIFIERS**

# 7.1 DIFFERENTIAL AMPLIFIER (BJT PAIR)

It is also known as emitter coupled differential amplifier. It consist of 2 matched transistor  $Q_1$  and  $Q_2$ , whose emitters are joined together.





# **CHAPTER -**FET AND MOSFET **8.1 INTRODUCTION** $\boldsymbol{\omega}_{dep} = \left[\frac{2 \in \left[\frac{1}{N_{A}} + \frac{1}{N_{B}}\right] \left[\mathbf{v}_{bi} + \mathbf{v}_{R}\right]^{\mathbf{Y}_{2}}}\right]$ $\omega_{dep} = Basic$ depletion with standard formula $v_{bi}$ = Built in potential or contact potential $v_{bi} = V_T \ln \left[ \frac{N_A N_D}{n_i} \right]$ $v_R$ = applied reverse biased 8.1.1 Field Effect Transistor is an unpolar device 1. JFET-n-type and p-type 2. MOSFET (i) Depletion type MOSFET-n type and p type (ii) Depletion Enhancement type MOSFET-n type and p type FET Operational BJT Amplifier Amplifier Amplifier Source Drain GATE Ν Ν P-type npn Body E (substrate)

3. FET is a unipolar device because the current conduct only due to majority carrier this is known as the field effect transistor.

4. It is field effect transistor that is in which current is controlled by electric field and there is not leakage current and it is less noisy as compared to BJT.

5. Source, Drain and Gate are these Basic terminal of any FET device.

# 8.1.2 Source

It is the terminal through which majority carriers enter the bar-since carrier come from it ie why is called as source.

## 8.1.3 Drain

It is the terminal through which majority carrier leaves the channel. They are drain out from this terminal.



1. An n-channel enhancement mode MOSFET (c) Linear, Saturation is biased at VBS > VTH and VDSD > (VBS -VTH), where VGS is the gate to source voltage, VDS is the drain to source voltage and VTH is the threshold voltage. Considering channel length modulation effect to be significant, the MOSFET behaves as a

[GATE - 2017] (a) Voltage source with zero output impedence (b) Voltage source with non-zero output impedence

(c) Current source with finite output impedence (d) Current infinite output source with impedence

2. A MOS capacitor is fabricated on p-type Si (silicon) where the metal work function is 4.1eV and electron affinity of Si is 4.0eV,  $E_C - E_F =$ 0.9eV; where  $E_C$  and  $E_F$  are conduction band minimum and the Fermi energy levels of Si, respectively. Oxide  $\varepsilon_r = 3.9$ ,  $\varepsilon_0 = 8.85 \times 10^{-14}$ F/cm, oxide thickness  $t_{ox} = 0.1 \mu m$  and electron charge  $q = 1.6 \times 10^{-19}$  C. If the measured flat band voltage of this capacitor is -1V, then the magnitude of the fixed charge at the oxide semiconductor interface, in nC/cm+, is

(d) Saturation, Linear

4. In the circuit shown, transistor  $Q_1$  and  $Q_2$  are biased at a collector current of 2.6mA. Assuming the transistor current gains are sufficiently large to assume collector current equal to emitter current and thermal voltage of 26mV, the magnitude of voltage gain  $V_0/V_s$  in the mid band frequency range is (up to second decimal place).

#### [GATE - 2017]

5. Consider the following statements for a metal oxide semiconductor field after effect transistor (MOSFET)

P: As channel length reduces, OFF-state current increases

Q: As channel length reduces, output resistance increases

R: As channel length reduces, threshold voltage remains constant


S: As channel reduces, ON current increases


Which of the above statements are **INCORRECT?** 

[GATE - 2017] (b) P and S (a) P and O (c) Q and R (d) R and S


3. Assuming that transistors  $M_1$  and  $M_2$  are

[GATE - 2017]





6. What is the voltage V<sub>out</sub> in the following circuit?





Here both the transistors are 'ON' Sol. 1. (c) If the effect of channel length modulation is For M<sub>2</sub>: considered then the output resistance is finite  $V_{G} - V_{th} < V_{D} [1.5 < 3]$ value.  $\Rightarrow$  M<sub>2</sub> is in saturation For M<sub>1</sub>: Sol. 2. (6.903) Let us assume M<sub>1</sub> is in saturation  $(I_D)M_2 = (I_D)M_1$ So  $\phi$ semiconductor = 4 + 0.9  $(2.5 - V_0 - 1)^2 = (2 - 1)^2 [:: I_D \propto (V_{GS} - V_{th})^2]$ = 4.9ev  $\therefore$  V<sub>0</sub> = 0.5 {Work function  $\Rightarrow$  E<sub>Vacuum</sub> – E<sub>fermilevel</sub>}  $V_{GS} - V_{th} > V_{DS}$  [1 > 0.5]  $V_{FB} = \phi_{ms} - \frac{q_{ox}}{C}$  $\Rightarrow$  out assumption is wrong  $\therefore$  M<sub>1</sub> is in triode region  $-1 = -0.8 - \frac{q_{ox}}{C_{ox}}$  $M_2 \rightarrow saturation$  $M_1 \rightarrow triode$  $(V_{FB} \rightarrow Flat band voltage)$ Sol. 4. (50)  $(\phi_{ms} \rightarrow \phi_m - \phi_s)$ Sol. 5. (c)  $\begin{cases} \frac{q_{ox}}{C} \Rightarrow \text{ potential developed due to charge at surfaceTRUE} \end{cases}$ Q: FALSE: As channel length reduces, output resistance reduces R: As channel length reduces, threshold voltage  $0.2 = \frac{q_{ox}}{C_{ox}}$ reduces S: TRUE  $q_{ox} = 0.2 C_{ox}$  $= 0.2 \frac{\epsilon_{ox}}{t_{ox}}$ Sol. 6. (b)  $= 0.2 \times \frac{3.9 \times 8.85 \times 10^{-14}}{10^{-5}}$ Sol. 7. (2 mA)  $V_G = 8 \times \frac{5}{5+3} = 5V$  $q_{ox} = 6.903 \text{ nC/cm}^2$  $V_s = I_D \cdot 1k\Omega$  $V_{GS} = 5 - I_D \, lk\Omega$ Sol. 3. (c)  $I_{\rm D} = \frac{1}{2} \mu_{\rm n} C_{\rm ox} \frac{W}{L} \left(V_{\rm GS} - V_{\rm tn}\right)^2 \label{eq:ID}$  $I_{\rm D} = \frac{1}{2} \times 10^{-3} (5 - I_{\rm D}.1k - 1)^2$  $2000I_{\rm D} = (4 - I_{\rm D}.1k)^2$  $2000I_{\rm D} = 16 + I_{\rm D}^2.10^6 - 8I_{\rm D}.1k$ mhm  $10^6 I_D^2 - 10^4 I_D + 16 = 0$ Given  $V_{th} = 1V$ 

> **ECG PUBLICATIONS** A unit of ENGINEERS CAREER GROUP

ANALOG CIRCUITS

**ESE OBJ QUESTIONS** 1. When the drain voltage in an n- MOSFET is (c) 775  $\Omega$ (d) 800Ω negative, it is operating in [EE ESE - 2015] 5. The following statements refer to an n-(a) Active region (b) Inactive region channel FET operated in the active region (c) Ohmic region (d) Reactive region 1. The gate voltage V<sub>GS</sub> reverse biases the junction 2. Consider the following statements regarding a 2. The drain voltage  $V_{DD}$  is negative with respect differential amplifier using an FET pair, the to the source differential output offset voltage is due to 3.The current in the n channel is due to 1. Mismatch between FET parameters electrons 2. Difference between the values of resistors 4. Increasing in the reverse bias  $V_{GS}$  increase used in the circuit even through they are marked the cross section for conduction nominally equal [EE ESE - 2013] 3. Variation in the operating voltage of the (a) 1 and 2 (b) 1 and 3 circuit (d) 3 and 4 (c) 2 and 3 Which of the above statements are correct ? **[EE ESE - 2014]** 6. The regions of operation of MOSFET to work (a) 1, 2 and 3 (b) 2 and 3 only as a linear resistor and linear amplifier are (c) 1 and 3 only (d) 1 and 2 only [EE ESE - 2013] (a) Cut off and saturation respectively 3. Statement (I): MOSFET's are intrinsically (b) Triode cut off respectively faster than bipolar devices (c) Triode and saturation respectively Statement (II): MOSFETs have excess (d) Saturation and triode respectively minority carrier [EE ESE - 2013] 7. Statement (I): Most JFETs are designed to (a) Both statement(I) and statement (II) are work in depletion mode individually true and statement (II) is the correct Statement (II): Depletion mode takes explanation of statement (I) advantage of very high input resistance of (b) Both statement(I) and statement (II) are reverse biased state individually true but statement (II) is not the [EE ESE - 2012] correct explanation of statement (I) (a) Both statement(I) and statement (II) are (c) Statement (I) is true but statement (II) is individually true and statement (II) is the correct false explanation of statement (I) (d) Statement (I) is false but statement (II) is (b) Both statement(I) and statement (II) are true individually true but statement (II) is not the correct explanation of statement (I) The value of the capacity 4. reactance (c) Statement (I) is true but statement (II) is obtainable from a reactance FET whose gm is 12 false rms when the gate-to-source resistance is 1/9 of (d) Statement (I) is false but statement (II) is the reactance of the gate-to-drain capacitor at true frequency 5MHz is [EE ESE - 2013] (a) 650Ω (b) 750Ω

# **GATE** 2019

# DIGITAL ELECTRONICS

# **ELECTRICAL ENGINEERING**





# A Unit of ENGINEERS CAREER GROUP

Head O ce: S.C.O-121-122-123, 2<sup>nd</sup> oor, Sector-34/A, Chandigarh-160022

Website: www.engineerscareergroup.in Toll Free: 1800-270-4242

E-Mail: ecgpublica ons@gmail.com | info@engineerscareergroup.in

**GATE-2019:** Digital Electronics | Detailed theory with GATE & ESE previous year papers and detailed solu ons.

©Copyright @2016 by ECG Publica ons (A unit of ENGINEERS CAREER GROUP)

All rights are reserved to reproduce the copy of this book in the form storage, introduced into a retrieval system, electronic, mechanical, photocopying, recording, screenshot or any other form without any prior wri en permission from ECG Publica ons (A Unit of ENGINEERS CAREER GROUP).

First Edi on: 2016

Price of Book: INR 510/-

**ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) collected and proving data like: theory for di erent topics or previous year solu ons very carefully while publishing this book. If in any case inaccuracy or prin ng error may nd or occurred then **ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) owes no responsibility. The sugges ons for inaccuracies or prin ng error will always be welcome by us.

	CONTENTS	
	CHAPTER	PAGE
1.	NUMBER SYSTEM	1-37
2.	LOGIC GATES & BOOLEAN ALGEBRA	38-124
3.	COMBINATIONAL IC'S	125-179
4.	SEQUENTIAL LOGIC ANALYSIS	180-270
5.	DIGITAL TO ANALOG CONVERTER	271-311
6.	DIGITAL LOGIC FAMILIES	312-360

# CHAPTER - 1 NUMBER SYSTEM

# **1.1 DATA REPRESENTATION**

Magnitude Representation	<b>Complement Representation</b>
<ul> <li>1.Unsigned magnitude representation (positive): No sign bit</li> <li>2.Signed magnitude representation (positive, negative): One extra bit (sign) as MSB</li> </ul>	<ol> <li>(r–1)'s complement: (positive, negative)</li> <li>R's complement: (positive, negative)</li> <li>MSB = 0 (positive)</li> <li>MSB = 1 (negative)</li> </ol>

# 1.1.1 Sign Magnitude Representation

"+" sign before a number indicate that it is positive (+ve) number and negative (-ve) sign before a number indicate that it is -ve number.

Replace +ve = 0 (MSB); -ve = 1 (MSB) Example.  $(+1100101)_2 \rightarrow (01100101)_2$   $(+101.001)_2 \rightarrow (0101.001)_2$   $(-10010)_2 \rightarrow (110010)_2$  $(-110.101)_2 \rightarrow (1110.101)_2$ 

**1.1.2 Signed Representation** Ranges is identical as that of 1's complement is also has 2 unique representation for zero Range =  $-(2^{n-1}-1)$  to  $+(2^{n-1}-1)$ (n = 7): (-63) to (+63)

# 1.1.3 Complement

There are two type of complements: 1. (r-1)'s complement 2. (r)'s complement Where, r is base of complement

Binary (r = 2) 
$$2^{\circ}s$$
  
Octal (r = 8)  $7^{\circ}s$   
8  $8^{\circ}s$ 

Hexadecimal (r = 16)

Decimal (r =10)  $-\frac{9^{3}s}{10^{3}}$ 


(r-1)'s complements: To determine the complement subtract the given no form maximum number possible in base.





1. The number of bytes required to represent the BCP code 100010011001 corresponds to the decimal number 1856357 in packed BCD following number in base -5 systems (Binary Coded Decimal) from is [GATE - 2006] [GATE - 2014] (a) 423 (b) 1324 (c) 2201 (d) 4231 2. Which of the following is an invalid state in an 8-4-2-1 Binary coded decimal counter 7. Decimal 43 in Hexadecimal and BCD [GATE - 2014] number system is respectively (a) 1000(b) 1 0 0 1 [GATE - 2005] (c) 0 0 1 1 (d) 1 1 0 0 (a) B2, 0100 0011 (b) 2B, 0100 0011 (c) 2B, 0011 0100 (d) B2, 0100 0100 3. The two numbers represented in signed 2's complement form are P=11101101 and 8. The range of signed decimal numbers that Q=11100110. If Q is subtracted from P, the can be represented by 6-bite 1's complement value obtained in signed 2's complement form number is is [GATE - 2004] [GATE - 2008] (a) -31 to +31(b) -63 to +64(a) 100000111 (b) 00000111 (c) -64 to +63(d) -32 to +31(d) 111111001 (c) 11111001 9. 11001, 1001 and 111001 correspond to the **4.** X=01110 and Y=11001 are two 5-bit binary 2's complement representation of which one of numbers represent in two's complement format. the following sets of number? The sum of X and Y represented in two's [GATE - 2004] complement format using 6 bit is : (a) 25, 9 and 57 respectively [GATE - 2007] (b) -6, -6 and -6 respectively (b) 001000 (a) 100111 (c) -7, -7 and -7 respectively (c) 000111 (d) 101001 (d) -25, -9 and -57 respectively 5. The Octal equivalent of HEX and number 10. -bit 2's complement representation of a AB.CD is decimal number is 1000. The number is [GATE - 2007] [GATE - 2002] (a) 253.314 (b) 253.632 (a) + 8(b) 0(c) 526.314 (d) 526.632 (c) - 7(d) - 86. A new Binary Coded Pentary (BCP) number **11.** The 2's complement representation of -17 is system is proposed in which every digit of a [GATE - 2001] number is represented base-5 by its (a) 01110 (b) 01111 corresponding 3-bit binary code. For example (c) 11110 (d) 10001 the base-5 number 24 will be represented by its BCP code 010100. In the numbering system the

28



20

# DIGITAL ELECTRONICS

# CHAPTER - 2 LOGIC GATES & BOOLEAN ALGEBRA

# 2.1 LOGIC GATE

1. The fundamental building block of digital system. Logic gate means that output and input pattern of gate are assigned logically.

2. The inter connection of Gate to perform a variety of logical operation is called logic design. 3. The input and output of logic gate can occur only in two levels. These level are termed as high (1) and Low (0) simply.


4.Truth table show how the logic circuit o/p respond to various combination of logic level of i/p. There are various types of gates:

(i)Basic Gates: NOT, AND & OR

(ii)Universal Gate: NAND & NOR

(iii)EXOR & ENOR: Arithmetic, comparator, code converter, parity generator and parity checker.


#### 1. NOT Gate









**1.** A and B are the logical inputs and X is the 0100 and  $Z_0 = 1$ . The output of the ripple carry logical output shown in the figure. The output X adder will be stable at t (in ns) = is related to A and B by



[GATE - 2017] (b)  $X = AB + \overline{B}A$ (a)  $X = \overline{A}B + \overline{B}A$ (c)  $X = AB + \overline{AB}$ (d)  $X = \overline{A}\overline{B} + \overline{B}A$ 


2. Figure 1 shows a 4-bit ripple carry adder realized using full adders and figure 2 shows the circuit of a full adder (FA). The propagation delay of the XOR, AND and OR gates in figure 2 are 20ns, 15ns and 10 ns, respectively. Assume all the inputs to the 4-bit adder are initially reset to 0.





[GATE - 2017]


3. A programmable logic array (PLA) is shown in the figure.



The Boolean function F implemented is

$$[GATE - 2017]$$
(a)  $\overline{PQR} + \overline{PQR} + \overline{PQR}$   
(b)  $(\overline{P} + \overline{Q} + R)(\overline{P} + Q + R + (P + \overline{Q} + \overline{R})$   
(c)  $\overline{PQR} + \overline{PQR} + \overline{PQR}$   
(d)  $(\overline{P} + \overline{Q} + R)(\overline{P} + Q + R) + (P + \overline{Q} + \overline{R})$ 

4. For the circuit shown in figure, P and Q are the inputs and Y is the output.



83

# DIGITAL ELECTRONICS

GATE-2019

# CHAPTER - 3 COMBINATIONAL IC'S

# **3.1 INTRODUCTION**

1.Gates are available as SSI's.

2.Adder, Multiplexer, Comparators and Encoder's are available in MSI.

3.SSI gates are mainly used for realizing simple Logic functions normally encountered in intercounting.

# 3.1.1 Sequential logic

Logic circuits whose output are determined by the sequence in which input signals are applied

# 3.1.2 Glitch

A momentry (short pulse) Duration pulse.

For any logic Design it is always essential to design a product which meets the requirement as:


- 1. Minimum cost
- 2. Minimum space requirement
- 3. Maximum speed of operation
- 4. Easy availability of component
- 5. Ease of inter connection of component
- 6. Easy to Design

# Example.

Basic Tool used in combinational circuit analysis is Karnaugh map (k-Map)


If we design this display by 4 bit then form (0 to 9) = BCD code valid and A to F (all status are invalid)

 $f(A, B, C, D) = \sum (0, 1, 2, 3....9) + d \sum (10, 11, 12, 13, 14)$ 






1. The logic gates shown in the digital circuit below use strong pull-down nMOS transistors for LOW logic level at the outputs. When the pull-downs are off, high-value resistors set the output logic levels to HIGH (i.e. the pull-ups are weak). Note that some nodes are intentionally shorted to implement "wired logic". Such shorted nodes will be HIGH only if the outputs of all the gates whose outputs are shorted are HIGH.



The number of distinct values  $X_3 X_2 X_1 X_0$  (out of the 16 possible values) that give Y = 1 is


[GATE - 2018]

**2.** A four-variable Boolean function is realized using  $4 \times 1$  multiplexes as shown in the figure.




(d)  $(U\overline{V} + \overline{U}V)(\overline{W}\overline{X} + \overline{W}X)$ 


The logic gates shown in the digital circuit below use strong pull-down nMOS transistors for LOW logic level at the outputs. When the pull-downs are off, high-value resistors set the A and B is
 Consider the following circuit which uses a 2-to-1 multiplexer as shown in the figure below. The Boolean expression for output F in terms of A and B is



**4.** For the circuit shown in figure, the delays of NOR gates, multiplexer and inverters are 2ns, 1.5ns and 1ns, respectively. If all the inputs P,Q,R,S and T are applied at the same time instant, the maximum propagation delay (in ns) of the circuit is \_\_\_\_\_.



5. Identify the circuit below




ECG PUBLICATIONS A unit of ENGINEERS CAREER GROUP

# **CHAPTER - 4** SEQUENTIAL LOGIC ANALYSIS


# **4.1 INTRODUCTION**


In combinational circuit the present o/p depend only upon the present input any prior level. (Input condition) does not have any effect on present output.



Next state depends upon next state logic and clock is used to receive & store data.

# **Timing Diagram**










**1.** A 2 × 2 ROM array is built with the help of diodes as shown in the circuit below. Here  $W_0$  and  $W_1$  are signals that select the word lines and  $B_0$  and  $B_1$  are signals that are output of the sense amps based on the stored data corresponding to the bit lines during the read operation.



During the read operation, the selected word line goes high and the other word line is in a high impedance state. As per the

implementation shown in the circuit diagram above, what are the bits corresponding to  $D_{ij}$ (where I = 0 or 1 and j = 0 or 1) stored in the ROM?

$$[GATE - 2018]$$


$$(a) \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}$$

$$(b) \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$$

$$(c) \begin{bmatrix} 1 & 0 \\ 1 & 0 \end{bmatrix}$$

$$(d) \begin{bmatrix} 1 & 1 \\ 0 & 0 \end{bmatrix}$$

**2.** The state diagram of a finite state machine (FSM) designed to detect an overlapping sequence of three bits is shown in the figure. The FSM has an input 'In' and an output 'out'. The initial state of the FSM is  $S_0$ .




If the input sequence is 10101101001101, starting with the left most bit, then the number of times 'Out' will be 1 is


# [GATE - 2017]

**3.** In the latch circuit shown, the NAND gates have non-zero, but unequal propagation delays. The present input condition is:  $P = Q = 0^{\circ}$ , if the input condition is changed simultaneously to  $P = Q = 1^{\circ}$ , the outputs X and Y are





**4.** Consider the D-latch shown in the figure, which is transparent when its clock input CK is high and has zero propagation delay. In the figure, the clock signal CLK1 has a 50% duty cycle and CLK2 is a one-fifth period delayed version of CLK1. The duty cycle at the output of the latch in percentage is \_\_\_\_\_.



**ECG PUBLICATIONS** A unit of ENGINEERS CAREER GROUP




# **DIGITAL ELECTRONICS**

# CHAPTER - 5 DIGITAL TO ANALOG CONVERTOR

# 5.1 DIGITAL TO ANALOG CONVERSION

1. It requires insulation of digital information to an equation analog information.

2. Usually refers as coding device.



# 5.1.2 Parameter

- 1. Resolution
- 2. Analog output voltage
- 3. V<sub>Fs</sub>
- 4. % resolution
- 5. Error / accuracy

# 5.1.3 General Equation

 $V_0 = k \{ V_{Fs} \left( d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n} \right)$ 

Where,  $V_{FS}$  is full scale output voltage k is scaling factor usually "1".  $d_1$  is MSB with weight of  $V_{Fs}$  / 2

 $d_n$  is LSB with weight of  $V_{Fs} / 2^n$ 

### 1. Resolution (D to A converter)

(i)Resolution of DAC is change in analog voltage corresponding to 1 bit LSB increment.


Step size = Resolution =  $\frac{V_r}{2^n - 1}$ 

Where n is number of bit
v<sub>r</sub> is reference voltage corresponding to logic 1.
(ii) It is smallest change in analog output.


ECG PUBLICATIONS 271



1. A 2-bit flash Analog to Digital Converter (ADC) is given below. The input is  $0 \le V_N \le 3$  Volts. The expression for the LSB of the output  $B_0$  as a Boolean function of  $X_2$ ,  $X_1$  and  $X_0$  is



2. In an N bit flash ADC, the analog voltage is fed simultaneously to  $2^{N}$  –1 comparators. The output of the comparators is then encoded to a binary format using digital circuit. Assume that the analog voltage source Vin (whose output is being converted to digital format) has a source resistance of 75 $\Omega$  as shown in the circuit diagram below and the input capacitance of each comparator is 8pF. The input must settle to an accuracy of ½ LSB even for a full scale input change for proper conversion. Assume that the time taken by the thermometer to binary encoder is negligible.



G

If the flash ADC has 8 bit resolution, which one of the following alternatives is closest to the maximum sampling rate?

#### [GATE - 2016]

- (a) 1 mega samples per second
- (b) 6 mega samples per second
- (c) 64 mega samples per second
- (d) 256 mega samples per second

**3.** Consider a four bit D to A convener. The analog value corresponding to digital signals of values 0000 and 0001 are 0 V and 0.0625 V respectively. The analog value (in Volts) corresponding to the digital signal 1111 is

#### [GATE - 2015]

**4.** Consider a four bit D to A convener the analog value corresponding to digital signals of values 0000 and 0001 are 0 V and 0.0625 V respectively. The analog value (in Volts) corresponding to the digital signal 1111 is

#### [GATE - 2015]

**5.** If WL is the Word Line and BL the Bit Line, an SRAM cell is shown in

298

# CHAPTER - 6 DIGITAL LOGIC FAMILIES

# 6.1 INTRODUCTION

1.Basically there are two types of semiconductor devices such as bipolar, unipolar, and based on these devices; integrated circuit (digital) have been made which are commercially available.

2. Various digital functions are being fabricated in a variety of form by using bipolar and unipolar technologies.

3.A group of (compatible IC's) with the same logic level and supply voltage for performing various logic families have been fabricated using a specific circuit configuration which is referred as logic family.

4. The various parameter or characteristics of digital IC's used to compare their performances are:

(iv)Fan out

(ii)Power dissipation

(vi)Noise Immunity

(a) Schottky TTL

(viii)Power supply Requirement

(ii)Unsaturated/Non-saturated

(b) ECL(Emitter Coupled Logic)

(i)Speed of operation

(iii)Figure of Merit

(v)Current/voltage parameter (vii)Operating Temperature Range

(ix)Flexibilities Available

# 6.2 THERE ARE TWO TYPES OF LOGIC FAMILIES

**1.Bipolar Logic Family** 


(i) Saturated
(a) RTL(Resistor Transistor Logic)
(b) DCTL
(c) I<sup>2</sup>L
(d) DTL
(e) TTL
(f) HTL

# 2. Unipolar Logic Family


(i) MOS: MOSFET are employed in MOS Logic
(a)NMOS
(b)PMOS
(c)CMOS(Complementary Metal Oxide Semiconductor)
(d)BiCMOS uses CMOS for input and logic operation and Bipolar Devices for output.

# 6.3 BASIC CONCEPTS OF LOGIC FAMILIES ANALYSES

Basic switching element:







**ECG PUBLICATIONS** A unit of ENGINEERS CAREER GROUP

343



		0		
	1. Which has least po	wer dissipation	7. In which	of the following option, the logic
	(a) TTL	(b) Schottky TTL		arranged in the decreasing order of
	(c) CEL	(d) CMOS	Power dissip	
			(a) TTL, DT	
	2. The TTL open collector output of two 2-input		(b) CMOS, 7	
		nected to a common pull-	(c) TTL, CM	
		its of the gates are A, B, C	(d) DTL, CM	
	and D are respectively. The output is equal to			
	(a) $\overline{\mathbf{A} \cdot \mathbf{B}} \cdot \overline{\mathbf{C} \cdot \mathbf{D}}$	(b) $\overline{\mathbf{A} \cdot \mathbf{B}} + \overline{\mathbf{C} \cdot \mathbf{D}}$		ard TTL, totem pole refers to
			(a) Multi em	
	(c) $\mathbf{A} \cdot \mathbf{B} + \mathbf{C} \cdot \mathbf{D}$	(d) $A \cdot B \cdot C \cdot D$	(b) The phase	
	<b>a</b>		(c) CMOS, 7	
	<b>3.</b> A three input NAND gates is used to be as an		(d) DTL, CM	MOS, TTL
		e following measures will		
	achieve better results		9. In a standard TTL, totem pole refers to	
	(a)The two inputs not		(a) Multi emitter stage	
		ot used are connected to	(b) The phase	
	ground (0 level)		(c) The outp	
		ot used are (connected to	(d) Open col	llector output stage
	supply $V_{DD}$ (1 level)		10 In TT	L floating input to a gate is
	(d)None of the above		considered	
			(a) Logical (	)
	· · · · ·	$fmA, I_{IL}(max) = 0.0016A,$	(b) Logical	
	find out	(1) 10	(c) Either 0	
	(a) 16	(b) 10 (1) 100		will be undefined
	(c) 1.6	(d) 100	(u) Guie 0/1	will be undefined
	5 The basic sets of E	CL family is	11. The figu	are of merit of a logic is given by
	5. The basic gate of E (a) NAND	(b) NOR	(a)Gain bandwidth product (b)Propagation delay and power dissipat	
	(c) XOR	(d) AND		
	(U) AUK		product	+
	6 Which one of the f	ollowing logic functions is	(c)Fan out a	nd propagation delay product
6. Which one of the following logic functions is implemented by the gates when their open collector type outputs are tied together as shown in the given figure?			rgin and power dissipation product	
		12 14 1		
		<b>12.</b> Match list-I with list-II and select the		
			ver using the code given below in	
			the list	I tot II
			List-I	List-II (i)High for out
			A. HTL P. CMOS	(i)High fan out
		)	B. CMOS C. I <sup>2</sup> L	(ii)Highest speed of operation
			D. ECL	(iii)High noise immunity
	(a) $F = AB + C + D$	(b) $F = \overline{AB(C+D)}$	D. ECL	(iv)Lowest product of power and
				delay
	(c) $F = AB + (C + D)$	(d) $F = AB + C + D$	Coder	
			Codes:	

