GATE 2019

DIGITAL ELECTRONICS

ELECTRONICS ENGINEERING





A Unit of ENGINEERS CAREER GROUP

Head O ce: S.C.O-121-122-123, 2nd oor, Sector-34/A, Chandigarh-160022

Website: www.engineerscareergroup.in Toll Free: 1800-270-4242

E-Mail: ecgpublica ons@gmail.com | info@engineerscareergroup.in

GATE-2019: Digital Electronics | Detailed theory with GATE & ESE previous year papers and detailed solu ons.

©Copyright @2016 by ECG Publica ons (A unit of ENGINEERS CAREER GROUP)

All rights are reserved to reproduce the copy of this book in the form storage, introduced into a retrieval system, electronic, mechanical, photocopying, recording, screenshot or any other form without any prior wri en permission from ECG Publica ons (A Unit of ENGINEERS CAREER GROUP).

First Edi on: 2016

Price of Book: INR 510/-

ECG PUBLICATIONS (A Unit of ENGINEERS CAREER GROUP) collected and proving data like: theory for di erent topics or previous year solu ons very carefully while publishing this book. If in any case inaccuracy or prin ng error may nd or occurred then **ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) owes no responsibility. The sugges ons for inaccuracies or prin ng error will always be welcome by us.

	CONTENTS	
	CHAPTER	PAGE
1.	NUMBER SYSTEM	1-37
2.	LOGIC GATES & BOOLEAN ALGEBRA	38-124
3.	COMBINATIONAL IC'S	125-179
4.	SEQUENTIAL LOGIC ANALYSIS	180-270
5.	DIGITAL TO ANALOG CONVERTER	271-311
6.	DIGITAL LOGIC FAMILIES	312-360

CHAPTER - 1 NUMBER SYSTEM

1.1 DATA REPRESENTATION

Magnitude Representation	Complement Representation
 1.Unsigned magnitude representation (positive): No sign bit 2.Signed magnitude representation (positive, negative): One extra bit (sign) as MSB 	 (r-1)'s complement: (positive, negative) R's complement: (positive, negative) MSB = 0 (positive) MSB = 1 (negative)

1.1.1 Sign Magnitude Representation

"+" sign before a number indicate that it is positive (+ve) number and negative (-ve) sign before a number indicate that it is -ve number.

Replace +ve = 0 (MSB); -ve = 1 (MSB) **Example.** $(+1100101)_2 \rightarrow (01100101)_2$ $(+101.001)_2 \rightarrow (0101.001)_2$ $(-10010)_2 \rightarrow (110010)_2$ $(-110.101)_2 \rightarrow (1110.101)_2$

1.1.2 Signed Representation Ranges is identical as that of 1's complement is also has 2 unique representation for zero Range = $-(2^{n-1}-1)$ to $+(2^{n-1}-1)$ (n = 7): (-63) to (+63)

1.1.3 Complement

There are two type of complements: 1. (r-1)'s complement 2. (r)'s complement Where, r is base of complement

Binary (r = 2)
$$2^{\circ}s$$

Octal (r = 8) $7^{\circ}s$
8 $8^{\circ}s$

Hexadecimal (r = 16)

Decimal (r =10) $-\frac{9^{3}s}{10^{3}}$

(r-1)'s complements: To determine the complement subtract the given no form maximum number possible in base.







1. The number of bytes required to represent the BCP code 100010011001 corresponds to the decimal number 1856357 in packed BCD following number in base -5 systems (Binary Coded Decimal) from is [GATE - 2006] [GATE - 2014] (a) 423 (b) 1324 (c) 2201 (d) 4231 2. Which of the following is an invalid state in an 8-4-2-1 Binary coded decimal counter 7. Decimal 43 in Hexadecimal and BCD [GATE - 2014] number system is respectively (a) 1000(b) 1 0 0 1 [GATE - 2005] (c) 0 0 1 1 (d) 1 1 0 0 (a) B2, 0100 0011 (b) 2B, 0100 0011 (c) 2B, 0011 0100 (d) B2, 0100 0100 3. The two numbers represented in signed 2's complement form are P=11101101 and 8. The range of signed decimal numbers that Q=11100110. If Q is subtracted from P, the can be represented by 6-bite 1's complement value obtained in signed 2's complement form number is is [GATE - 2004] [GATE - 2008] (a) -31 to +31(b) -63 to +64(a) 100000111 (b) 00000111 (c) -64 to +63(d) -32 to +31(d) 111111001 (c) 11111001 9. 11001, 1001 and 111001 correspond to the **4.** X=01110 and Y=11001 are two 5-bit binary 2's complement representation of which one of numbers represent in two's complement format. the following sets of number? The sum of X and Y represented in two's [GATE - 2004] complement format using 6 bit is : (a) 25, 9 and 57 respectively [GATE - 2007] (b) -6, -6 and -6 respectively (b) 001000 (a) 100111 (c) -7, -7 and -7 respectively (c) 000111 (d) 101001 (d) -25, -9 and -57 respectively 5. The Octal equivalent of HEX and number 10. -bit 2's complement representation of a AB.CD is decimal number is 1000. The number is [GATE - 2007] [GATE - 2002] (a) 253.314 (b) 253.632 (a) + 8(b) 0(c) 526.314 (d) 526.632 (c) - 7(d) - 86. A new Binary Coded Pentary (BCP) number **11.** The 2's complement representation of -17 is system is proposed in which every digit of a [GATE - 2001] number is represented base-5 by its (a) 01110 (b) 01111 corresponding 3-bit binary code. For example (c) 11110 (d) 10001 the base-5 number 24 will be represented by its BCP code 010100. In the numbering system the

CHAPTER - 2 LOGIC GATES & BOOLEAN ALGEBRA

2.1 LOGIC GATE

1. The fundamental building block of digital system. Logic gate means that output and input pattern of gate are assigned logically.

2. The inter connection of Gate to perform a variety of logical operation is called logic design. 3. The input and output of logic gate can occur only in two levels. These level are termed as high (1) and Low (0) simply.

4.Truth table show how the logic circuit o/p respond to various combination of logic level of i/p. There are various types of gates:

(i)Basic Gates: NOT, AND & OR

(ii)Universal Gate: NAND & NOR

(iii)EXOR & ENOR: Arithmetic, comparator, code converter, parity generator and parity checker.

1. NOT Gate









GATE-2019

ESE OBJ QUESTIONS

1. The addition of the two numbers $(1A8)_{16} + 8$. Hexadecimal conversion of decimal number (67B)₁₆ will be: 227 will be: [EC ESE - 2017] [EC ESE - 2013] $(a) (889)_{16}$ (b) $(832)_{16}$ (a) A3 (b) E3 (c) CC(d) C3 $(c) (823)_{16}$ $(d) (723)_{16}$ 2. The output of a NOR gate is: 9. The decimal equivalent of binary number 10110.11 is: [EC ESE - 2017] (a) High if all of its inputs are high [EC ESE - 2013] (b) Low if all of its inputs are low (a) 16.75 (b) 20.75 (c) High if all of its inputs are low (d) 22.75 (c) 16.50 (d) High if only one of its inputs is low **10.** The BCD code for a decimal number $(874)_{10}$ **3.** What is the octal equivalent of $(5621.125)_{10}$? is: [EE ESE - 2017] [EC ESE - 2013] (a) (100001110100)_{BCD} (a) 1774.010 (b) 12765.100 (c) 16572.100 (d) 17652.010 (b) (010001111000)_{BCD} (c) $(100001000111)_{BCD}$ (d) (011110000100)_{BCD} 4. What is the hexadecimal representation of $(657)_8$? [EE ESE - 2017] 11. Binary data is being represented in size of (a) 1 AF (b) D 78 byte and in 2's complement form. The number of 0's present in representation of $(-127)_{decimal}$ is (c) D 71 (d) 32 F [EC ESE - 2012] 5. Given $(135)_{\text{base x}} + (144)_{\text{base x}} = (323)_{\text{base x}}$ (a) 8 (b) 7 What is the value of base x? (c) 6 (d) 5 [EC ESE - 2014] **12.** If $(11X1Y)_8 = (12C9)_{16}$ then the values X (a) 5 (b) 3 (c) 12 (d) 6 and Y are [EC ESE - 2012] 6. The number of one's present in the binary (a) 5 and 1 (b) 5 and 7 representation of (c) 7 and 5 (d) 1 and 5 $15 \times 256 + 5 \times 16 + 3$ are [EC ESE - 2014] 13. Statement (I): 2's complement arithmetic is preferred in digital computers. (a) 8 (b) 9 (d) 11 Statement (II): The hardware required to (c) 9 obtain the 2's complement of a number, is 7. A seven-bit Hamming code is received as simple. 1111101. What is the correct code? [EE ESE - 2012] (a)Both statement (I) and statement (II) are [EC ESE - 2013] (a) 1101111 (b) 1011111 individual true and statement (II) is the correct (c) 1111111 (d) 1111011 explanation of statement (I).

30

CHAPTER - 2 LOGIC GATES & BOOLEAN ALGEBRA

2.1 LOGIC GATE

1. The fundamental building block of digital system. Logic gate means that output and input pattern of gate are assigned logically.

2. The inter connection of Gate to perform a variety of logical operation is called logic design. 3. The input and output of logic gate can occur only in two levels. These level are termed as high (1) and Low (0) simply.

4.Truth table show how the logic circuit o/p respond to various combination of logic level of i/p. There are various types of gates:

(i)Basic Gates: NOT, AND & OR

(ii)Universal Gate: NAND & NOR

(iii)EXOR & ENOR: Arithmetic, comparator, code converter, parity generator and parity checker.

1. NOT Gate









1. A and B are the logical inputs and X is the 0100 and $Z_0 = 1$. The output of the ripple carry logical output shown in the figure. The output X adder will be stable at t (in ns) = is related to A and B by



[GATE - 2017] (b) $X = AB + \overline{B}A$ (a) $X = \overline{A}B + \overline{B}A$ (c) $X = AB + \overline{AB}$ (d) $X = \overline{A}\overline{B} + \overline{B}A$

2. Figure 1 shows a 4-bit ripple carry adder realized using full adders and figure 2 shows the circuit of a full adder (FA). The propagation delay of the XOR, AND and OR gates in figure 2 are 20ns, 15ns and 10 ns, respectively. Assume all the inputs to the 4-bit adder are initially reset to 0.





[GATE - 2017]

3. A programmable logic array (PLA) is shown in the figure.



The Boolean function F implemented is

$$[GATE - 2017]$$
(a) $\overline{PQR} + \overline{PQR} + \overline{PQR}$
(b) $(\overline{P} + \overline{Q} + R)(\overline{P} + Q + R + (P + \overline{Q} + \overline{R})$
(c) $\overline{PQR} + \overline{PQR} + \overline{PQR}$
(d) $(\overline{P} + \overline{Q} + R)(\overline{P} + Q + R) + (P + \overline{Q} + \overline{R})$

4. For the circuit shown in figure, P and Q are the inputs and Y is the output.





GATE-2019

CHAPTER COMBINATIONAL IC'S

3.1 INTRODUCTION

1.Gates are available as SSI's.

2.Adder, Multiplexer, Comparators and Encoder's are available in MSI.

3.SSI gates are mainly used for realizing simple Logic functions normally encountered in intercounting.

3.1.1 Sequential logic

Logic circuits whose output are determined by the sequence in which input signals are applied

3.1.2 Glitch

A momentry (short pulse) Duration pulse.

For any logic Design it is always essential to design a product which meets the requirement as:

- 1. Minimum cost
- 2. Minimum space requirement
- 3. Maximum speed of operation
- 4. Easy availability of component
- 5. Ease of inter connection of component
- 6. Easy to Design

Example.

Basic Tool used in combinational circuit analysis is Karnaugh map (k-Map)

If we design this display by 4 bit then form (0 to 9) = BCD code valid and A to F (all status are invalid)

 $f(A, B, C, D) = \sum (0, 1, 2, 3, \dots, 9) + d \sum (10, 11, 12, 13, 14)$







indicates full adder?



- (a) Binary to BCD converter
- (b) BCD to Binary converter
- (c) BCD to Decimal converter
- (d) BCD to EX 3 converter

2. Identify the function of the following logic circuit



(a) 4-bit Binary adder (b) 4-bit BCD Adder (c) 4-bit Binary subtractor (d) 4-bit BCD subtractor

3. The following logic circuit adds two digits represented in the Excess-3 code. The correction required after adding the two digits in EX-3 from is as follows. If $C_0 = 1$ and + 3

1. The following logic circuit (w, x, y, z) Identify the inputs to be given to the 2^{nd} 4-bit



4. The following circuit is used to implement circuit that generates the binary square of an input 5-bit number. What is the data stored in last location of ROM?



(a) 10101010 (c) 00110011 (d) 11110000

5. The output of the 4×1 multiplexer shown in figure is



ECG PUBLICATIONS A unit of ENGINEERS CAREER GROUP



1. The logic gates shown in the digital circuit below use strong pull-down nMOS transistors for LOW logic level at the outputs. When the pull-downs are off, high-value resistors set the output logic levels to HIGH (i.e. the pull-ups are weak). Note that some nodes are intentionally shorted to implement "wired logic". Such shorted nodes will be HIGH only if the outputs of all the gates whose outputs are shorted are HIGH.



The number of distinct values $X_3 X_2 X_1 X_0$ (out of the 16 possible values) that give Y = 1 is

[GATE - 2018]

2. A four-variable Boolean function is realized using 4×1 multiplexes as shown in the figure.



(d) $(U\overline{V} + \overline{U}V)(\overline{W}\overline{X} + \overline{W}X)$

The logic gates shown in the digital circuit below use strong pull-down nMOS transistors for LOW logic level at the outputs. When the pull-downs are off, high-value resistors set the A and B is
 Consider the following circuit which uses a 2-to-1 multiplexer as shown in the figure below. The Boolean expression for output F in terms of A and B is



4. For the circuit shown in figure, the delays of NOR gates, multiplexer and inverters are 2ns, 1.5ns and 1ns, respectively. If all the inputs P,Q,R,S and T are applied at the same time instant, the maximum propagation delay (in ns) of the circuit is _____.



5. Identify the circuit below



ECG PUBLICATIONS A unit of ENGINEERS CAREER GROUP

(d)Statement (I) is false but Statement (II) is

ESE OBJ QUESTIONS

1. The Boolean function 'f' implemented as (c)Statement (I) is true but Statement (II) is shown in the figure using two inputs false. multiplexers is



(c) A is true but R is false



CHAPTER - 4 SEQUENTIAL LOGIC ANALYSIS

4.1 INTRODUCTION

In combinational circuit the present o/p depend only upon the present input any prior level. (Input condition) does not have any effect on present output.



Next state depends upon next state logic and clock is used to receive & store data.

Timing Diagram









1. A 4-bit register converts the binary stored in the register to its 2's complement value when input x = 1. This FFS used are T-FFS. Determine the inputs of flip-flops i.e. T_A , T_B , T_C , T_D .

(a) 0, 1, (A + B)x, Ax

- (b) (B + C + D)x, (C + D)x, Q_D , x_0
- (c) 1,0x,(C+D)x,(C+D)x
- (d) $(B+C)\overline{x}, (C+D)x, D\overline{x}, 0$

2. A counter, constructed using T-FFS, counts the decimal digits according to 2, 4, 2, 1 code. The input T_B is

(a) $A' B + CD$	(b) $A' B + BCD$
(c) $A' B + D$	(d) $A' B + A' D$

3. A sequential circuit is as shown below. If present states of A_1 , A_2 , are 1, 0 and x = 1, what is its next state and output



4. In a 4 bit modulo-6 ripple counter the proportional delay of J-K Flip flop is 50ns. What is the max clock frequency that can used without skipping a count.

(b) 4 MHz
(d) 5 MHz

5. In the following logic circuit, the 8 bit left shift register and D-Flip flop is synchronized with same clock. The D-Flip flop is initially cleared. The circuit acts as



- (a) Binary to 2's comp converter
- (b) Binary to EX-3 code converter
- (c) Binary to 1's comp converter
- (d) Binary to Gray code converter

6. A N-bit register is constructed using D-flipflops. Match the following List- I with List- II

	8
List-I	List-II
A.Parallel in parallel	(i)(2N-1) clock
out	pulses
B.Serial in serial out	(ii)One clock
C.Parallel in serial	pulses
out	(iii)N clock pulses
D.Serial in parallel	(iv)(N-1) clock
out	pulses
	1

Codes: (a) A-iii, B-iv, C-ii, D-i (b) A-iv, B-ii, C-i, D-iii (c) A-iii, B-ii, C-iv, D-i (d) A-ii, B-i, C-iv, D-iii

7. Determine the output of the negative Edge triggered J-K flip flop for the following input waveforms at T_1 , T_2 , T_3 , T_4 . Assume the hold time FF is 0.





1. A 2 × 2 ROM array is built with the help of diodes as shown in the circuit below. Here W_0 and W_1 are signals that select the word lines and B_0 and B_1 are signals that are output of the sense amps based on the stored data corresponding to the bit lines during the read operation.



During the read operation, the selected word line goes high and the other word line is in a high impedance state. As per the

implementation shown in the circuit diagram above, what are the bits corresponding to D_{ij} (where I = 0 or 1 and j = 0 or 1) stored in the ROM?

	[GATE - 2018]
$\begin{bmatrix} 1 & 0 \end{bmatrix}$	$\begin{bmatrix} 0 & 1 \end{bmatrix}$
$\begin{bmatrix} a \\ 0 \end{bmatrix}$	
$\begin{bmatrix} 1 & 0 \end{bmatrix}$	
$\begin{pmatrix} c \\ 1 & 0 \end{bmatrix}$	$\begin{pmatrix} a \end{pmatrix} \begin{bmatrix} 0 & 0 \end{bmatrix}$

2. The state diagram of a finite state machine (FSM) designed to detect an overlapping sequence of three bits is shown in the figure. The FSM has an input 'In' and an output 'out'. The initial state of the FSM is S_0 .



If the input sequence is 10101101001101, starting with the left most bit, then the number of times 'Out' will be 1 is

[GATE - 2017]

3. In the latch circuit shown, the NAND gates have non-zero, but unequal propagation delays. The present input condition is: $P = Q = 0^{\circ}$, if the input condition is changed simultaneously to $P = Q = 1^{\circ}$, the outputs X and Y are





4. Consider the D-latch shown in the figure, which is transparent when its clock input CK is high and has zero propagation delay. In the figure, the clock signal CLK1 has a 50% duty cycle and CLK2 is a one-fifth period delayed version of CLK1. The duty cycle at the output of the latch in percentage is



ECG PUBLICATIONS A unit of ENGINEERS CAREER GROUP



CHAPTER - 5 DIGITAL TO ANALOG CONVERTOR

5.1 DIGITAL TO ANALOG CONVERSION

1. It requires insulation of digital information to an equation analog information.

2. Usually refers as coding device.



5.1.2 Parameter

- 1. Resolution
- 2. Analog output voltage
- 3. V_{Fs}
- 4. % resolution
- 5. Error / accuracy

5.1.3 General Equation

 $V_0 = k \{ V_{Fs} \left(d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n} \right)$

Where, V_{FS} is full scale output voltage k is scaling factor usually "1". d_1 is MSB with weight of V_{Fs} / 2

 d_n is LSB with weight of $V_{Fs} / 2^n$

1. Resolution (D to A converter)

(i)Resolution of DAC is change in analog voltage corresponding to 1 bit LSB increment.

Step size = Resolution = $\frac{V_r}{2^n - 1}$

Where n is number of bit
v_r is reference voltage corresponding to logic 1.
(ii) It is smallest change in analog output.



2.55V and its conversion time for an analog input of 5V is 5mV. The value of n is input of 1V is 20µs. Conversion time for a 2V (c) 5 input will be

(b) 50 µs

(d) 20µs

- (a) 10µs
- (c) 40 µs

2. The logic expression for S' for the LED in the following circuit to glow in terms of P, Q and R



3. Consider a 4-bit successive approximation Register output is fed to DAC. Whose step size is 1V. The full scale output of DAC is + 15V. Which of the following waveforms indicate the output of DAC. When the analog input is 13V.



1. An 8 bit SAR ADC has full scale reading of 4. The resolution of an n-bit DAC with max (b) 8 (a) 10

(0)
(d) 9

5. The input to a 3 bit ADC is as follows and the output code assigned is as drawn



What is the observation about the ADC? (a) The ADC is perfect (b) The ADC is not having a stucked 0 LSB

(c) The ADC is having a stucked 0 LSB

(d) The ADC is having a stucked '0' middle bit

6. An 8 bit digit ramp ADC with 40 mV resolution and a clock of 2.5 MHz. When a 6V is applied to the ADC input, what will be the value of output?

(a) 10010111	(b) 10010110
(c) 10111101	(d) 10111111

7. In a 4 bit binary weighted-resistor DAC, the resistor value corresponding to MSB is $2k\Omega$. The resistor value corresponding to LSB is (a) 2k/16Ω (b) $2k \times 8\Omega$

(u) 210 1032	
(c) $2k/4\Omega$	(d) $2k \times 4\Omega$

8. In a dual slope integrating ADC, the first integration is carried out for 10 periods of the supply frequency of 50 Hz. If the reference voltage used is 2V, the total conversion time for an input of IV is,

(a) 0.5 Sec	(b) 0.1 Sec
(c) 0.2 Sec	(d) 0.3 Sec

ECG PUBLICATIONS A unit of ENGINEERS CAREER GROUP

CHAPTER - 6 DIGITAL LOGIC FAMILIES

6.1 INTRODUCTION

1.Basically there are two types of semiconductor devices such as bipolar, unipolar, and based on these devices; integrated circuit (digital) have been made which are commercially available.

2. Various digital functions are being fabricated in a variety of form by using bipolar and unipolar technologies.

3.A group of (compatible IC's) with the same logic level and supply voltage for performing various logic families have been fabricated using a specific circuit configuration which is referred as logic family.

4. The various parameter or characteristics of digital IC's used to compare their performances are:

(iv)Fan out

(ii)Power dissipation

(vi)Noise Immunity

(a) Schottky TTL

(viii)Power supply Requirement

(ii)Unsaturated/Non-saturated

(b) ECL(Emitter Coupled Logic)

(i)Speed of operation

(iii)Figure of Merit

(v)Current/voltage parameter (vii)Operating Temperature Range

(ix)Flexibilities Available

6.2 THERE ARE TWO TYPES OF LOGIC FAMILIES

1.Bipolar Logic Family

(i) Saturated
(a) RTL(Resistor Transistor Logic)
(b) DCTL
(c) I²L
(d) DTL
(e) TTL
(f) HTL

2. Unipolar Logic Family

(i) MOS: MOSFET are employed in MOS Logic
(a)NMOS
(b)PMOS
(c)CMOS(Complementary Metal Oxide Semiconductor)
(d)BiCMOS uses CMOS for input and logic operation and Bipolar Devices for output.

6.3 BASIC CONCEPTS OF LOGIC FAMILIES ANALYSES

Basic switching element:





	TIONS
Sol 1. (a)	Sol 16. (a)
Sol 2. (a)	ECL gate has faster speed (2 ns propagation delay) of operation, than TTL (10 ns) and
Sol 3. (a)	others. In ECL, the transistor are never in seturation the input/output voltages have a
Sol 4. (c)	small swing, the input output voltages have a small swing, the input impedance is high and output resistance is low, as a result, transistors
Sol 5. (c)	charge states quickly.
Sol 6. (c)	Sol 17. (c)
ECL circuits are non saturated logic circuits where transistors always operated under active and cutoff region. Hence it is the fastest logic	Sol 18. (b) CMOS-Lower power consumption.
among all the logic circuits. Sol 7. (c)	Sol 19. (a) I ² L -multiple collectors.
Sol 8. (c)	Sol 20. (d) Totem pole refers to the output buffer.
Sol 9. (b) In I^2L family, p-n-p and n-p-n transistors are integrated together dur to this transistors will occupy less space hence density is more than any other logic family.	Sol 21. (a) Reason is the correct explanation of assertion. Sol 22. (d)
Sol 10. (c) Figure of merit = $P_{disc} \times t_{pd} = mW \times ns = Pj$	output impedance.
Sol 11. (c)	It is also known as speed power product.
Sol 12. (c) Sol 13. (a)	Sol 24. (c) A. HTL-High Noise Immunity B. CMOS-High Fanout C. I ² I -L owest product of power and delay
Figure of merit = (Propagation delay time) × (power dissipation)	D. ECL-Highest speed of operation.
Sol 14. (a) Fan out of CMOS is high.	Sol 25. (d)
Sol 15. (c) Trisate logic gates have three possible output states i.e., the logic '1' state, the logic '0' state and high-impedance state.	Sol 27. (a) RTL does not have high switching speed.

