# **GATE** 2019

## DIGITAL LOGIC

### **COMPUTER SCIENCE**





#### A Unit of ENGINEERS CAREER GROUP

Head Oce: S.C.O-121 - 122 - 123, 2<sup>nd</sup> Floor, Sector-34/A, Chandigarh-160022Website:www.engineerscareergroup.inToll Free: 1800-270-4242E-Mail:ecgpublicaons@gmail.cominfo@engineerscareergroup.in

**GATE-2019:** Digital Logic | Detailed theory with GATE previous year papers and detailed solu ons.

©Copyright @2016 by ECG Publica ons (A unit of ENGINEERS CAREER GROUP)

All rights are reserved to reproduce the copy of this book in the form storage, introduced into a retrieval system, electronic, mechanical, photocopying, recording, screenshot or any other form without any prior wri en permission from ECG Publica ons (A Unit of ENGINEERS CAREER GROUP).

First Edi on: 2016

Price of Book: INR 250/-

**ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) collected and proving data like: theory for di erent topics or previous year solu ons very carefully while publishing this book. If in any case inaccuracy or prin ng error may nd or occurred then **ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) owes no responsibility. The sugges ons for inaccuracies or prin ng error will always be welcome by us.



#### **CHAPTER - 1** NUMBER SYSTEM

#### **1.1 DATA REPRESENTATION**

Data can be any digit, character or any symbol. And it can be represented in following categories.

Magnitude Representation	Complement Representation	
1. Unsigned magnitude representation	1. (r–1)'s complement: (positive, negative)	
(positive): No sign bit	2. r's complement: (positive, negative)	
2. Signed magnitude representation (positive,	MSB = 0 (positive)	
negative): One extra bit (sign) as MSB	MSB = 1 (negative)	

#### 1.1.1 Sign Magnitude Representation

1. "+" sign before a number indicates that it is positive (+ve) number and negative (-ve) sign before a number indicates that it is -ve number. Replace +ve with MSB 0 and -ve with MSB 1 followed by binary equivalent of given number to get its sign representation.

2. Range is identical as that of 1's complement and also has 2 unique representation for zero. Its Range =  $-(2^{n-1}-1)$  to  $+(2^{n-1}-1)$  such as for n = 7 range is (-63) to (+63)

#### Example

 $(+1100101)_2 \rightarrow (01100101)_2$  $(+101.001)_2 \rightarrow (0101.001)_2$  $(-10010)_2 \rightarrow (110010)_2$  $(-110.101)_2 \rightarrow (1110.101)_2$ 

#### 1.1.2 Complement

There are two types of complements:

1. (r-1)'s complement

Decimal (r = 10)

**2.** (r)'s complement , Where , r = base of complementnent

Binary 
$$(r = 2)$$
 — 1's complement  
2's complement

7's complement Octal (r = 8)

8's complement

15's complement Hexadecimal (r = 16) –

16's complement - 9's complement

10'scomplement

(r-1)'s Complement: To determine this complement, subtract the given number from maximum number having number of digits equal to the number of digits in given number possible in given base.





ECG PUBLICATIONS A unit of ENGINEERS CAREER GROUP



**DIGITAL LOGIC** 

GATE-2019

A

**GATE QUESTIONS 1.** Given the following binary number in **8.** Consider the equation  $(123)_5 = (x8)_y$  with x 32-bit (single precision) IEEE – 754 format: and y as unknown. The number of possible solutions are The decimal value closest to this floating [GATE - 2014] point number is 9. The base (or radix) of the number system [GATE - 2017] such that the following equation  $\frac{312}{20} = 13.1$ (b)  $1.45 \times 10^{-1}$ (a)  $1.45 \times 10^{1}$ (c)  $2.27 \times 10^{-1}$ (d)  $2.27 \times 10^{1}$ holds is 2. The representation of the value of a 16- bit [GATE - 2014] unsigned integer X in hexadecimal number system is BCA9. The representation of the value 10. The decimal value 0.5 in IEEE single of X in octal number system is precision floating point representation has [GATE - 2017] [GATE - 2012] (a) Fraction bits of 000...000 and exponent (a) 57124 (b) 736251 (c) 571247 (d) 136251 value of 0 (b) Fraction bits of 000...000 and exponent 3. Let X be the number of distinct 16-bit value of -1integers in 2's complement representation. Let (c) Fraction bits of 100...000 and exponent Y be the number of distinct 16-bit integers in value of 0 sign magnitude representation. Then X-Y (d) No exact representation is [GATE - 2016] **11.**  $(1217)_8$  is equivalent to [GATE - 2009] 4. The 16-bit 2's complement representation of (b) (028F)<sub>16</sub> (a)  $(1217)_{16}$ an integer is 1111 1111 1111 0101; its decimal  $(c) (2297)_{10}$ (d)  $(0B17)_{16}$ representation is 12. The two numbers represented in signed 2's complement form are P=11101101 and [GATE - 2016] Q=11100110. If Q is subtracted from P, the 5. Consider the equation  $(43)_x = (y3)_8$  where x value obtained in signed 2's complement form and y are unknown. The number of possible is solutions are [GATE - 2008] [GATE - 2015] (a)100000111 (b) 00000111 (c)11111001 (d)111111001 6. The number of bytes required to represent the decimal number 1856357 in packed BCD 13. In the IEEE floating point representation the (Binary Coded Decimal) from is hexadecimal value 0x0000000 corresponds to [GATE - 2014] [GATE - 2008] 7. Which of the following is an invalid state in (a) The normalized value  $2^{-127}$ an 8-4-2-1 Binary coded decimal counter (b) The normalized value 2<sup>-126</sup> [GATE - 2014] (c) The normalized value +0(a) 1000(b) 1 0 0 1 (d) The special value + 0(c) 0 0 1 1 (d) 1 1 0 0

#### **CHAPTER - 2** LOGIC GATES & BOOLEAN ALGEBRA

#### 2.1 LOGIC GATE

**1**. The fundamental building block of digital system Logic gate means that o/p and i/p pattern of gate are assigned logically.

2. The inter connection of Gates is to perform a variety of logical operations is called logic design.

**3**. The input and output of logic gate can occur only in two levels. These levels are termed as high (1) and Low (0) simply.

**4.** Truth table show how the logic circuit o/p responds to various combination of logic levels of i/p.

5. There are various types of gates

(i) Basic Gates: NOT, AND & OR

(ii) Universal Gate: NAND & NOR

(iii) EXOR & ENOR: Arithmetic, comparator, code converter, parity generator and parity checker.

#### 2.1.1 Basic Gates

#### 1. NOT Gate

(i) It is one -input and one-output gate.

(ii) Its output is inverted to its corresponding input. If input is 1 then its output is 0 and if its input is 0 then its output is 1.

(iii) It is called inverter.

(iv) It is represented by following symbol



(v) Its all possible input combination and its corresponding output can be represented in the form of table called Truth Table. Truth table for NOT gate is following



(vi) It act as basic memory element or cross coupled latch storage element and represented as





	(a) W, Y, XZ, $\overline{X}\overline{Z}$	(b) W,Y,XZ	(c) $P \oplus Q$	(d) $\overline{P \oplus Q}$	
	(c) $Y, \overline{X}\overline{Y}\overline{Z}$	(d) $Y, XZ, \overline{X}\overline{Z}$	<b>21</b> Consider the	following minte	erms expression
	17. The Boolean expression $(X + Y)(X + \overline{Y}) + (\overline{X \overline{Y}}) + \overline{X}$ simplifies to		for F:F(P,Q,R,S)= $\Sigma(0,2,5,7,8,10,13,15)$ The minterms 2, 7, 8 and 13 are 'do not care' terms.		
		[GATE - 2014]	The minimur sur		
	(a) X (c) XY	(b) Y (d) X+Y			[GATE - 2014]
	<b>10</b> W/1 <sup>+</sup> 1 C (1 C 11 -	· 1 · · · ·	(a) $\overline{QS} + \overline{QS}$ (b) $\overline{QS} + \overline{QS}$		
	realization of the function	on F whose Karnaugh	(c) $\overline{Q}\overline{R}\overline{S} + \overline{Q}R\overline{S}$	$+Q\overline{R}S+QRS$	
	map is shown in figure.		(d) $\overline{P}\overline{Q}\overline{S} + \overline{P}QS +$	-PQS	
	XAB 00 01	[GATE - 2014]	22 The dust	f - Dealars	for the Electron
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		22. The dual of a Boolean function $F(x_1, x_2, \dots, x_n, +, \cdot, \cdot)$ , written as $F^D$ , is the same		
			expression as that of F with $+$ and $\cdot$ swapped. F		
			is said to be self	dual if $F = F^{D}$ .	The number of ean variable is
					[GATE - 2014]
		b) c - V	(a) $2^n$	(b) $2^{n-1}$	
			(c) $2^{2}$	(d) $2^2$	
			23. Consider the following Boolean expression		
	(c) B (	d) B ←	for F: $F(P \cap R S) = P$	$O + \overline{P}OR + \overline{P}OI$	RS
	<b>19.</b> The SOP (sum of	products) form of a	The minimal sum	of products for	m of F is
	Boolean function is $\Sigma(0,$	,1,3,7,11), where input			[GATE - 2014]
	are A, B, C, D (A is MS	B, and D is LSB). The	(a) $PQ + QR + Q$ (c) $\overline{P} + \overline{O} + \overline{R} + \overline{S}$	(b) P + C (d) $\overline{P}R =$	2 + K + S $\perp \overline{PRS} \perp P$
	is	session of the function	$(c) 1 + \mathbf{Q} + \mathbf{K} + 3$	(u) 1 K	1 K5 + 1
	[GATE - 2014]		<b>24.</b> Which one of the following expression does		
	(a) $(B+C)(A+C)(A+B)$ (b) $(\overline{D}+C)(\overline{A}+C)(\overline{A}+C)$	$D(\overline{C} + D)$	NOT represent es	xclusive NOK of	[GATE - 2014]
	(b) $(\overline{B} + C)(\overline{A} + C)(\overline{A} + C)$	$(\overline{C} + \overline{D})$	(a) $xy + x'y'$	(b) x ⊕	y'
	(d) $(\overline{B} + C)(A + \overline{B})(\overline{A} + \overline{B})$	D(C + D)	(c) $\mathbf{x'} \oplus \mathbf{y}$	(d) x' ⊕ <u>:</u>	y'
	$(\mathbf{u}) (\mathbf{D} + \mathbf{C}) (\mathbf{A} + \mathbf{D}) (\mathbf{A} + \mathbf{D})$	)(C+D)	<b>25.</b> In the sum of	f products funct	ion f $(X,Y,Z) =$
20. Let $\oplus$ denotes the Exclusive OR (XOR)		$\sum$ (2,3,4,5),the prime implications are			
	constants. Consider the	e following Boolean	(a) $\overline{X}Y, X\overline{Y}$		[0/112 - 2012]
	expression for F over two	variables P and Q.	(b) $\overline{X}Y, X\overline{Y}\overline{Z}.X\overline{Y}$	Ϋ́Z	
	$F(P, Q) = ((1 \oplus P) \oplus (P \oplus Q))$ The equivalent expression	))⊕((P⊕Q)⊕(Q⊕0)) n for F is	(c) $\overline{X}Y\overline{Z}, \overline{X}YZ X$	XΥ	
	The equitation expression	[GATE - 2014]	(d) $\overline{X}Y\overline{Z}, \overline{X}YZ, X$	$X\overline{Y}\overline{Z}, X\overline{Y}Z$	
	(a) $P + Q$ (b) $\overline{P + Q}$	Q			

#### CHAPTER - 3 COMBINATIONAL LOGIC CIRCUIT

#### **3.1 INTRODUCTION**

For any logic Design it is always essential to design a product which meets the requirement as: **1**.Minimum cost

- 2. Minimum space requirement
- **3.** Maximum speed of operations
- 4. Easy availability of component
- **5.** Ease of inter connection of components
- 6. Easy to Design

#### 3.1.1 Sequential Logic

Logic circuits whose outputs are determined by the sequence in which input signals are applied.

#### **3.2 COMBINATIONAL CIRCUITS**

The circuits whose output depends upon the current input combinations only are called combinational circuits.



Where p is input binary variable term as external source. And Q is output variable go to external destination.

#### **3.2.1 Design Procedure**

- 1. Statement is assigned with variable analysis.
- 2. The no. of input and output variable is determined
- 3. The logic that defined the relation between input and output are determined
- 4. Logic function diagram is associated

#### 3.2.2 Characteristic of Combinational circuit

- 1. Present output depends on only the present input
- 2. No feedback is available/present
- 3. No storage (many) element is required

#### Example.

(i) Adder and Subtractor

- (ii) Multiplexer and De-Multiplexer
- (iii) Decoder and Encoder

#### **3.3 ARITHMETIC COMBINATIONAL CIRCUIT**

Adder and Subtractor are Arithmetic combinational circuits.

#### 3.3.1 Half Adder

It adds only any two bits and gives their sum and carry.



Sol. 1 (d) From truth table of BCD to excess - 3 code  $z = \overline{D}$   $y = \sum m(0,3,4,7,8)$   $x = \sum m(1,2,3,4,9)$  $w = \sum m(5,6,7,8,9)$ 

Sol. 2 (c) It is 4 – bit binary subtractor Sol. 3 (d)

If  $C_0 = 1$  and 3 means i/p to  $2^{nd} 4$  – bit full adder should be  $0011 \Rightarrow \overline{C}_0 \overline{C}_0 C_0 1$ If  $C_0 = 0$  subtract 3 means i/p to  $2^{nd} 4$  – bit full adder should be  $1101 \Rightarrow \overline{C}_0 \overline{C}_0 C_0 1$  So i/p to  $2^{nd}$ adder should be  $\overline{C}_0 \overline{C}_0 C_0 1$ .

Sol. 4 (d) From K – map  $\overrightarrow{BC}$   $\overline{A}$   $\overline{BC}$   $\overline{BC}$  BC  $B\overline{C}$   $\overline{A}$  0 0 1 0 A 1 1 0 1

When BC = 00, o/p is equal to A, so  $I_0 = A$ When BC = 01, o/p is equal to A, so  $I_1 = A$ When BC = 10, o/p is equal to A, so  $I_2 = A$ 

Sol. 5 (a)  $Z = Y + \overline{Y}X$   $= (Y + \overline{Y})(X + Y) = X + Y$ 

Sol. 6 (a)  $F = \overline{X}_1 \overline{X}_2 + X_1 X_2 = X_1 \odot X_2$ 

Sol. 7 (d) For full adder Sum =  $A \oplus B \oplus C$  and Carry =  $AB + C (A \oplus B)$ So it requires 2 2 input X-OR, 2 input AND 1,2 2 input OR gates.

Sol. 8 (c)

For Sum = 20 + 20 = 40ns For Carry = 20 + 10 + 10 = 40ns

SOLUTIONS

Sol. 9 (b)  $X = [(A \oplus B)C] + [(AB) \oplus C]$   $= (A\overline{B} + \overline{A}B)C + AB\overline{C} + \overline{AB}C$   $= A\overline{B}C + \overline{A}BC + AB\overline{C} + \overline{A}C + \overline{B}C$ 

Sol. 10 (c)  $X = \overline{AC} + \overline{BC} + \overline{BC}$ So there are 5 literal  $\overline{A}, \overline{B}, C, B$  and  $\overline{C}$ 

Sol. 11 (c) O/P of AND gate is  $(x y) (x\overline{y}) = 0$  $F = D_0 + D_1 = \overline{O}\overline{A}_0 + \overline{O}A_0 = \overline{O} = 1$ 

Sol. 12 (c) Output of first MUX =  $\overline{b}\overline{a} + ab = a \odot b$   $Z_1 = \overline{c}(\overline{a \odot b}) + (a \odot b)c$ =  $a \odot b \odot c$   $Z_2 = (\overline{a \odot b})b + (a \odot b)c$ =  $(a\overline{b} + \overline{a}b)b + (ab + \overline{a}\overline{b})c$ =  $\overline{a}b + abc + \overline{a}\overline{b}c$ =  $\overline{a}b + bc + \overline{a}c$ 

**Sol. 13 (b)**  $Y = \overline{A}0 + AB = AB$ 

Sol. 14 (d) To construct a  $5 \times 32$  line decoder 11 1-to-4 decoders are used.

**Sol. 15 (a)** For  $C_5$  generation, 4 carry generation path will come into path.

Sol. 16 (c) Total delay =  $31 \times 12 + 42 = 414$  ns Sol. 17 (c)



1. When two 8-bit numbers  $A_7 \dots A_0$  and  $B_7 \dots B_0$  in 2's complement representation (with  $A_0$  and  $B_0$  as the least significant bits) are added using a ripple - carry adder, the sum bits obtained are  $S_7 \dots S_0$  and the carry bits are  $C_7 \dots C_0$ . an overflow is said to have occurred if

- [GATE 2017] (a) The carry bit  $C_7$  is 1 (b) All the carry bits  $(C_7, \dots, C_0)$  are 1 (c)  $(A_7, B_7, \overline{S}_7 + \overline{A}_7, -\overline{B}_7, S_7)$  is 1 (d)  $(A_0, B_0, \overline{S}_0 + \overline{A}_0, -\overline{B}_0, S_0)$  is 1
- 2. Consider a carry look ahead adder for

adding two n-bit integers, built using gates of fan-in at most two. The time to perform addition using this adder is

	[GATE - 2010]
(a) Θ(1)	(b) $\Theta(\log(n))$
(c) Θ( n )	(d) $\Theta(n)$

**3.** Consider the two cascaded 2-to-1 multiplexers as shown in the figure.



The minimal sum of products form of the output X is

[GATE - 2016]

(a) P Q + P'Q'R(b) PQ+QR(c) PQ' + P'QR(d) Q'R' + PQR

4. In the  $4 \times 1$  multiplexer, the output F is given by  $F = A \oplus B$ . Find the required input  ${}^{\prime}I_{3}I_{2}I_{1}I_{0}{}^{\prime}$ . [GATE - 2015]



5. In the figure shown, the output Y is required to be  $Y = AB + \overline{C}\overline{D}$ . The gates G1 and G2 must be, respectively

[GATE - 2015]



(a) NOR, OR (b) OR, NAND (c) NAND, OR (d) AND, NAND

**6.** A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary adder is implemented by using full adders. The total propagation time of this 4-bit binary adder in microseconds is

#### [GATE - 2015]

7. The number of min-terms after minimizing the following Boolean expression is [D' + AB' + A'C + AC'D + A'C'D]'

[GATE - 2015]

ECG PUBLICATIONS A unit of ENGINEERS CAREER GROUP

#### CHAPTER - 4 **SEQUENTIAL LOGIC CIRCUIT**

#### **4.1 INTRODUCTION**

1. In combinational circuit the present O/P depends only upon the present input any prior level. (Input condition) does not have any effect on present output.

2. In sequential circuits, Present output depends upon the present input combinations as well as previous outputs of the system. Therefore, sequential circuits have feedback property.

#### **4.2 1-BIT MEMORY CELL**

1. The following circuits are designed to store 1-bit data. They use feedback property hence they are sequential circuits that are the simplest.2. Information stored in memory element at any given time define the present state of sequential circuit.



#### **4.3 LATCHES**

1. It refers to unclocked flip flop because these flip flop latch on to a "1" or a "0" Imperially upon running the input called "SET" and "RESET".

2. They are not dependent upon the clock signal for their operation.

3. A latch is a sequential device that checks all its inputs continuously and changes its output accordingly at any time independent of clock signals.





The Set – Reset Latch can be designed using NOR Gates as following





the decimal digits according to 2, 4, 2, 1 code. The input  $T_B$  is

(a) A' B + CD(b) A' B + BCD(c) A' B + D(d) A' B + A' D

2. A sequential circuit is as shown below. If present states of  $A_1$ ,  $A_2$ , are 1, 0 and x = 1, what is its next state and output



3. In a 4 bit modulo -6 ripple counter the proportional delay of J-K Flip flop is 50ns. What is the max clock frequency that can used without skipping a count ?

(a) 2MHz (b) 4 MHz (c) 5 KHz (d) 5 MHz

4. In the following logic circuit, the 8 bit left shift register and D - Flip flop is synchronized with same clock. The D - Flip flop is initially cleared. The circuit acts as



(a) Binary to 2's complement converter

- (b) Binary to EX 3 code converter
- (c) Binary to 1's complement converter
- (d) Binary to Gray code converter

1. A counter constructed using T – FFs counts 5. A N – bit register is constructed using D – flip - flops. Match the following List-I with List-II

List-I

- A. Parallel in parallel out
- B. Serial in serial out
- C. Parallel in serial out
- D. Serial in parallel out

#### List-II

(i) (2N-1) clock pulses (ii) One clock pulses (iii) N clock pulses (iv) (N-1) clock pulses Codes: (a) A-iii, B-iv, C-ii, D-i (b) A-iv, B- ii, C-i, D-iii (c) A-iii, B-ii, C-iv, D-i (d) A-ii, B-i, C-iv, D-iii

6. Determine the output of the negative Edge triggered J-K flip flop for the following input waveforms at T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub>, T<sub>4</sub>. Assume the hold time FF is 0.







Sol. 1 (a)

Decimal	Present State Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub> Q <sub>D</sub>	Next State $Q_A^+Q_B^+Q_C^+Q_D^+$	T <sub>A</sub> T <sub>B</sub> T <sub>C</sub> T <sub>D</sub>
0	0 0 0 0	0 0 0 1	0 0 0 1
1	0 0 0 1	0 0 1 0	0 0 1 1
2	0 0 1 0	0 0 1 1	0 0 0 1
3	0 0 1 1	0 1 0 0	0 1 1 1
4	0 1 0 0	1 0 1 1	0 1 1 1
5	1 0 1 1	1 1 0 0	0 1 0 1
6	1 1 0 0	1 1 0 1	0 0 0 1
7	1 1 0 1	1 1 1 1	0 0 1 1
8	1 1 1 0	1 1 1 0	0 0 0 1
9	1 1 1 1	1 1 1 1	1 1 1 1

Parallel in serial out – (N – 1) clock pulses Serial in parallel out – N clock pulses

**Sol. 6 (b)** For  $T_1$ , J = 1 and K = 0, so Q = 1For  $T_2$ , J = 1 and K = 0, so Q = 0For  $T_3$ , J = 0 and K = 1, so Q = 0For  $T_4$ , J = 1 and K = 1, so Q = 1

Sol. 7 (c) For proper functioning  $t_h < t_{PLH}$ , so that  $2^{nd}$  FF can latch proper data.

Sol. 8 (d)

X = Q clock and  $Y = \overline{Q}$  clock



#### Sol. 2 (c)

Input to  $A_1 D F/F = 0$ Input to  $A_2 D F/F = 1$ so after clock o/p of  $A_1$  and  $A_2$  will be 0, 1 respectively so y = 1.

x

#### Sol. 3 (d)

Total propagation delay =  $4 \times 50$  ns maximum frequency used

$$=\frac{1}{200\times10^{-9}}=5\times10^{6}\,\mathrm{Hz}$$

в

AB

CD

01 1 × ×

00 01 11

00 0

0 0

10

х

0

1

1 ×

Sol. 4 (d) Circuit act as binary to gray code convertor

#### Sol. 5 (d)

Parallel In Parallel out – one clock pulse Serial in Serial out – (2N - 1) clock pulses

#### Sol. 9 (c)

Using 3FF counter can count  $2^3 = 8$  states Therefore, mod – 6 counter will slip 2 counts if it is made of 3FF.

#### Sol. 10 (d)

When  $X = \overline{B}$  and  $Y = \overline{C}$ , the outputs are cleared at the sequence CBA = 110. For all other states, the counter works in normal operation.

#### Sol. 11 (a)

For m FF total no. of outcomes (outputs) will be 2m and total number of inputs = n (given). Hence in state table total columns will be total o/p's + total no. of i/p's = 2m +n

Sol. 12 (d)

Clock





**1.** Consider a combination of T and D flip – flops connected as shown below. The output of the D flip – flop is connected to the input of the T flip – flop and the output of the T flip – flop is connected to the input of the D flip – flop.



Initially, both  $Q_0$  and  $Q_1$  are set to 1 (before the  $1^{st}$  clock cycle). The outputs

[GATE - 2017] (a)  $Q_1Q_0$  after the 3<sup>rd</sup> cycle are 11 and after the 4<sup>th</sup> cycle are 00 respectively

(b)  $Q_1Q_0$  after the 3<sup>rd</sup> cycle are 11 and after the 4<sup>th</sup> cycle are 00 respectively

(c)  $Q_1Q_0$  after the 3<sup>rd</sup> cycle are 00 and after the 4<sup>th</sup> cycle are 11 respectively

(d)  $Q_1Q_0$  after the 3<sup>rd</sup> cycle are 01 and after the 4<sup>th</sup> cycle are 01 respectively

**2.** The next state table of a 2-bit saturating up – counter is given below.

The counter is built as a synchronous sequential circuit using T flip – flops. The expression for  $T_1$  and  $T_0$  are

[GATE - 2017]

(a) 
$$T_1 = Q_1 Q_0, T_0 = \overline{Q_1} \overline{Q_0}$$
  
(b)  $T_1 = \overline{Q_1} Q_0, T_0 = \overline{Q_1} + \overline{Q_0}$   
(c)  $T_1 = Q_1 + Q_0, T_0 = \overline{Q_1} + \overline{Q_0}$   
(d)  $T_1 = \overline{Q_1} Q_0, T_0 = Q_1 + Q_0$ 

**3.** We want to design a synchronous counter that counts the sequence 0-1-0-2-0-3 and then

**1.**Consider a combination of T and D flip – repeats. The minimum number of J-K flip-flops flops connected as shown below. The output of required to implement this counter is

#### [GATE - 2016]

**4.** Consider an eight-bit ripple-carry adder for computing the sum of A and B, where A and B are integers represented in 2' s complement form. If the decimal value of A is one, the decimal value of B that leads to the longest latency for the sum to stabilize is

#### [GATE - 2016]

5. The figure shows a digital circuit constructed using negative edge triggered J – K flip flops. Assume a starting state of  $Q_2Q_1Q_0 = 000$ . This state  $Q_2Q_1Q_0 = 000$  will repeat after \_\_\_\_\_\_





6. In the following sequential circuit, the initial state (before the first clock pulse) of the circuit is  $Q_1Q_0 = 00$ . The state  $(Q_1Q_0)$ , immediately after the 3<sup>rd</sup> clock pulse is



**7.** The figure shows a binary counter with synchronous clear input. With the decoding logic shown, the counter works as a