


## 2018 GATE

**Graduate Aptitude Test in Engineering** 



# GATE 2019

# ELECTRONIC DEVICES AND CIRCUITS

**ELECTRONICS ENGINEERING** 





#### A Unit of ENGINEERS CAREER GROUP

**Head O** ce: S.C.O-121-122-123, 2<sup>nd</sup> Floor, Sector-34/A, Chandigarh-160022

Website: www.engineerscareergroup.in Toll Free: 1800-270-4242

**E-Mail:** ecgpublica ons@gmail.com | info@engineerscareergroup.in

**GATE-2019:** Electronic Devices & Circuits | Detailed theory with GATE & ESE previous year papers and detailed solu ons.

©Copyright @2016 by ECG Publica ons (A unit of ENGINEERS CAREER GROUP)

All rights are reserved to reproduce the copy of this book in the form storage, introduced into a retrieval system, electronic, mechanical, photocopying, recording, screenshot or any other form without any prior wri en permission from ECG Publica ons (A Unit of ENGINEERS CAREER GROUP).

First Edi on: 2016

Price of Book: INR 450/-

**ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) collected and proving data like: theory for di erent topics or previous year solu ons very carefully while publishing this book. If in any case inaccuracy or prin ng error may nd or occurred then **ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) owes no responsibility. The sugges ons for inaccuracies or prin ng error will always be welcome by us.

## CONTENTS

	CHAPTER	PAGE
1.	SEMICONDUCTOR PHYSICS	1-54
2.	DIODES	55-157
3.	BIPOLAR TRANSISTOR	158-206
4.	FIELD – EFFECT TRANSISTOR (FET)	207-258
5.	INTEGRATED CIRCUIT FABRICATION	259-274

## CHAPTER - 1 SEMICONDUCTOR PHYSICS

#### 1.1 DE BROGLIE'S Concept of Matter Waves

According to DE BROGLIE'S hypothesis a moving particle is associated with a wave called De Broglie wave. The wavelength of matter wave is given by:

$$\lambda = \frac{h}{mv} = \frac{h}{p}$$

h is Plank's constant =  $6.64 \times 10^{-34}$  Joules / sec

mass of electrons =  $9.1 \times 10^{-31}$  kg

v is velocity of moving particle

p is momentum of electron

#### 1.2 ENERGY BANDS IN SOLIDS


- 1. Forbidden energy gap
- 2. Valance band
- 3. Conduction band

#### 1. Forbidden Energy Gap

The separation between the conduction band and valance band is known as forbidden energy gap. In this region no electrons are present.

#### 2. Valance Band

It is defined as a band which is occupied by valance electrons or a band having highest occupied band energy.



Representation of Bands

If sufficient energy is given to electrons in valance band, some of free electrons left valance band which are responsible for conduction of current.

#### 3. Conduction Band

It is defined as the lowest unfilled energy band. Electrons from valance band reach the conduction band, called as conduction electrons; they form conduction of current in conductor.

## WORKBOOK

**Example 1.** Two semiconductor materials have **Example 3.** A silicon sample is uniformly exactly the same properties except that material A has a band gap of 1.0 eV and material B has a band gap energy of 1.2 eV. The ratio of intrinsic concentration of material A to that of material B is

(a) 2016

(b) 47.5

(c) 58.23

(d) 1048

Solution.

$$\frac{n_{iA}^{\;2}}{n_{iB}^{\;2}} = \frac{e^{\frac{-EgA}{kT}}}{e^{\frac{-EgB}{kT}}} = e^{\frac{EgA + EgB}{kT}}$$

$$=e^{-\left[\frac{1-102}{0.026}\right]}=2257.5$$

$$\Rightarrow \frac{n_{iA}^{2}}{n_{iB}^{2}} = 2257.5 \quad \Rightarrow \frac{n_{iA}}{n_{iB}} = 47.5$$

Example 2. Find the numerical value of effective density of state function in the conduction band for a semiconductor with effective mass of an electron is 1.5 times the mass of free electrons i.e. 1.5 m<sub>o</sub>, where m<sub>o</sub> is the mass of free electrons.

#### Solution.

$$m_{e} = 1.5 m_{o}$$

$$m_{\rm s} = 9.1 \times 10^{-31} \, \text{kg}$$

$$\therefore m_a = 1.5 \times 9.1 \times 10^{-31}$$

$$=13.65\times10^{-31} \text{ kg}$$

 $T = 300 \, K$ 

h = planks constant

$$= 6.64 \times 10^{-34} \, \text{J/sec}$$

$$\overline{k} = 1.38 \times 10^{-23} \text{ Joules}/^{\circ} \text{ K}$$

$$N_i = 2 \left( \frac{2\pi m_e \bar{k}T}{h^2} \right)^{3/2}$$

$$=2\left[\frac{2\pi\times13.65\times10^{-31}\times1.38\times10^{-23}\times300}{(6.64\times10^{-34})^2}\right]^{3/2}$$

$$N_c = 4.57 \times 10^{19} / cm^3$$

doped with 1016 phosphorus atoms/cm3 and  $2 \times 10^{16}$  boron atoms/cm<sup>3</sup>. If all the dopants are fully ionized, the material is of which type and what is its carrier concentration?

#### Solution.

Phosphorus atoms concentration

$$n \cong N_D = 10^{16} \text{ atoms/cm}^3$$
.

Boron atoms concentration  $p \cong N_A = 2 \times 10^{16}$ atoms/cm3

$$\therefore N_A >> N_D$$

... p-type with carrier concentration of 
$$N_A - N_D = 10^{16} / \text{cm}^3$$

Example 4. Intrinsic carrier concentration of silicon (energy band gap is 1.12 eV at 300 K) is 1.5×10<sup>10</sup> / cm<sup>3</sup>. Calculate n<sub>i</sub> at 400 K. Given that  $k = 8.62 \times 10^{-5} \,\text{eV}/^{\circ} \,\text{K}$ .

#### Solution.

Case-1. at 300 K

$$n_i^2 = AT^3 e^{-\frac{Eg}{kT}}$$

$$\begin{aligned} n_i^{\ 2} &= A(300)^3 e^{-\frac{1.12}{8.62 \times 10^{-5} \times 300}} \\ n_i^{\ 2} &= A(27 \times 10^6) e^{-43} & ...(i) \end{aligned}$$

**Case-2.** at T = 400 K

$$n_{i1}^2 = A(400)^3 e^{-\frac{1.12}{8.62 \times 10^{-5} \times 400}}$$

$$n_{i1}^2 = A(64 \times 10^6)e^{-32}$$
 ...(ii)

From (i) and (ii)

$$\frac{{n_{\rm i}}^2}{(27\!\times\!10^6)e^{-\!43}}\!=\!\frac{{n_{\rm i}}^2}{(64\!\times\!10^6)e^{-\!32}}$$

$$n_{i1}^{2} = \frac{n_{i}^{2} \times (64 \times 10^{6})e^{-32}}{(27 \times 10^{6})e^{-43}}$$

$$=\frac{(1.5\times10^{10})^2(64\times10^6)e^{-32+43}}{(27\times10^6)}$$

a

- 1. Mobility is  $36 \text{ m}^2 / \text{(Vs)}$  and carrier life time  $(a) 10^{16} \text{ cm}^{-3}$ 340 us. The diffusion length is:
- (a) 3.13 mm

(b) 1.77 mm

(c) 3.55 mm

(d) 3.13 mm

2. The hall constant in a p-Si bar is given by  $5\times10^3$  cm<sup>3</sup>/ coulomb. The hole concentration in the bar is given lay:

(a)  $1.00 \times 10^{15}$ /cm<sup>3</sup>

(b)  $1.25 \times 10^{15} / \text{cm}^3$ 

(c)  $1.50 \times 10^{15}$ /cm<sup>3</sup>

(d)  $1.6 \times 10^{15} / \text{cm}^3$ 

3. The resistivity at room temperature of intrinsic silicon is  $2.3 \times 10^3 \Omega$  m and that of an n-type extrinsic silicon sample is  $8.33 \times 10^{-2} \Omega$ m. A bar of this extrinsic silicon 50×100 mm and a steady current of 1µA exists in the bar. The voltage across the bar is found to be 50mV. If the same bar is of intrinsic silicon, the voltage across the bar will be about

(a) 1400 V

(b) 140 V

(c) 14 V

(d) 1.4 V

4. The free e density in a conductor is  $(1/1.6)\times10^{22}$  cm<sup>-3</sup> The e<sup>-</sup> mobility is 10 cm<sup>2</sup>/Vs. What is the value of its resistivity.

(a)  $10^{-4} \Omega \text{ m}$ 

(b)  $1.6 \times 10^{-2} \Omega \text{ m}$ 

(c)  $10^{-4} \Omega$  cm

(d) 10<sup>4</sup> mho cm<sup>-2</sup>

5. The intrinsic concentration in a semi conductor at 300 K is 10<sup>13</sup> cm<sup>-3</sup>. When it is doped with donor type impurities, the majority carrier density?

(a)  $0.999 \times 10^{17}$  cm<sup>-3</sup>

(b)  $10^{17}$  cm<sup>-3</sup>

 $(c) 10^4 \text{ cm}^{-3}$ 

(d)  $10^9 \text{ cm}^{-3}$ 

6. Two pure specimen of a semiconductor material are taken. One is doped with 10<sup>18</sup> cm<sup>-3</sup> number of donors and the other is doped with 10<sup>16</sup> cm<sup>-3</sup> numbers of acceptors. The minority carrier density in the first specimen is 10<sup>7</sup> cm<sup>-3</sup> What is the minority carrier density in the other specimen?

(b)  $10^{27}$  cm<sup>-3</sup>

(c)  $10^{18}$  cm<sup>-3</sup>

(d) 10<sup>9</sup> cm

7. Under high electric fields. semiconductor with increasing electric field.

(a) The mobility of the charge carriers decreases

(b) The mobility of charge carriers increases

(c) The velocity of charge carriers saturates

(d) The velocity of charge carriers increases

8. An n type silicon sample, having electron mobility is twice the hole mobility,  $\mu_P$  is subjected to a steady illumination such that the e concentration doubles from its thermal equilibrium value. As a result, the conductivity of the sample increases by a factor of

(a)  $2^0$ 

(b)  $2^{1}$ (d)  $4^1$ 

(c)  $5^1$ 

9. In an n- type silicon crystal at room temperature which of the following can have a concentration of 4×10<sup>19</sup> cm<sup>-3</sup>?

(a) Silicon atoms

(b) Holes

(c) Dopant atoms

(d) Valence es.

10. The ratio of the mobility to the diffusion coefficient in a semiconductor has the units

(a) V<sup>-1</sup>

(b)  $\text{Cm/V}^{-1}$ 

(c) V/cm<sup>-1</sup>

(d)  $V^{-5}$ 

11. A silicon p-n junction at a temperature of 20<sup>0</sup> C has a reverse saturation current of 10 PA. The reverse saturation current at 40° C for the same bias is approximately:

(a) 30 PA

(b) 40PA

(c) 50PA

(d) 60PA

- 12. The concentration of minority carriers in an extrinsic semiconductor under equilibrium is
- (a) Directly proportional to the doping concentration

## GATE QUESTIONS —


1. A solar cell of area 1.0 cm<sup>2</sup>, operating at 1.0 sun intensity, has a short circuit current of 20 mA, and an open circuit voltage of 0.65 V. Assuming room temperature operation and thermal equivalent voltage of 26 mV, the open circuit voltage (in volts, correct to two decimal places) at 0.2 sun intensity is

[GATE - 2018] (a)Intrinsic

2. A bar of Gallium Arsenide (GaAs) is doped with Silicon such that the Silicon atoms occupy Gallium Arsenic sites in the GaAs crystal. Whicho one of the following statements is true?

[GATE - 2017]


- (a) Silicon atom act as p-type dopants in Arsenic sites and n-type dopants in Gallium sites
- (b) Silicon atoms act as n-type dopants in Arsenic sites and p-type dopants in Gallium sites
- (c) Silicon atoms act as p-type dopants in Arsenic sites as well as Gallium sites
- (d) Silicon atoms act as n-type dopants in Arsenic sites as well as Gallium sites
- **3.** The figure below shows the doping distribution in a P-type semiconductor in log scale.



The magnitude of the electric field (in kV/cm) in the semiconductor due to non uniform doping is

[GATE - 2016]


**4.** A small percentage of impurity is added to intrinsic semiconductor at 300 K. Which one of the following statements is true for the energy band diagram shown in the following figure?



[GATE - 2016]

(a)Intrinsic semiconductor doped with pentavalent atoms to form n-types semiconductor

- (b) Intrinsic semiconductor doped with trivalent atoms to form n-types semiconductor
- (c)Intrinsic semiconductor doped with pentavalent atoms to form p-types semiconductor
- (d) Intrinsic semiconductor doped with trivalent atoms to form p-type semiconductor
- **5.** Consider a region of silicon denote of electrons and holes, with an ionized donor density of  $N_d^+ = 10^{17} \, \text{cm}^{-3}$ . The electric filed at x = 0 is 0 V/cm and the electric filed at x = L is 50 kV/cm in the positive x direction. Assume that the electric filed is zero in the y and z directions at all points.



Given  $q = 1.6 \times 10^{-19}$  coulomb,  $\epsilon_0 = 8.85 \times 10^{-14}$  F/cm,  $\epsilon_r = 11.7$  for silicon, the value of L in nm is

[GATE - 2016]

**6.** A silicon bar is doped with donor impurities  $N_D = 2.25 \times 10^{15} \ \text{atoms /cm}^3$ . Given the intrinsic carrier concentration of silicon at T = 300 K is  $n_i = 1.5 \times 10^{10} \ \text{cm}^{-3}$ . Assuming complete impurity ionization, the equilibrium electron and hole concentrations are

[GATE - 2014]

(a) 
$$n_0 = 1.5 \times 10^{16} \text{ cm}^{-3}$$
,  $p_0 = 1.5 \times 10^5 \text{ cm}^{-3}$   
(b)  $n_0 = 1.5 \times 10^{10} \text{ cm}^{-3}$ ,  $p_0 = 1.5 \times 10^{15} \text{ cm}^{-3}$ 

## **ESE OBJ QUESTIONS**

- temperature limit (190 °C to 200 °C) compared to germanium devices (85°C to 100°C). With respect to this, which of the following are incorrect?
- 1. higher resistivity of silicon
- 2. Higher gap energy of silicon
- 3. Lower intrinsic concentration of silicon
- 4. Use of silicon devices in high power

Which of the above statements are correct?

[EC ESE - 2018]

(a) 1, 2 and 4

(b) 1, 2 and 3

(c) 1, 3 and 4

(d) 2, 3 and 4

2. A sample of germanium is made p-type by addition of indium at the rate of one indium atom for every 2.5  $\times$   $10^8$  germanium atoms. Given,  $n_i$  = 2.5  $\times$   $10^{19}$  /m  $^3$  at 300 K and the number of germanium atoms per  $m^3 = 4.4 \times$  $10^{28}$ . What is the value of  $n_p$ ?

[EC ESE - 2018]

- (a)  $3.55 \times 10^{18} / \text{m}^3$
- (b)  $3.76 \times 10^{18} / \text{m}^3$
- (c)  $7.87 \times 10^{18} / \text{m}^3$
- (d)  $9.94 \times 10^{18} / \text{m}^3$
- 3. For intrinsic gallium arsenide, conductivity at room temperature is  $10^{-6}(\Omega-m)^{-1}$ , the electron and hole mobilities are, respectivities 0.85 and 0.04m<sup>2</sup>V-s .The intrinsic carrier concentration at room temperature is

[EC ESE - 2017]

- (a)  $7.0 \times 10^{12} \text{m}^{-3}$
- (b)  $0.7 \times 10^{12} \text{m}^{-3}$
- (c)  $7.0 \times 10^{-12} \text{m}^{-3}$
- (d)  $0.7 \times 10^{-12} \text{m}^{-3}$
- 4. For which one of the following materials, is coefficient closest to [EC ESE - 2015]
- (a) Metal
- (b) Insulator
- (c) Intrinsic semiconductor
- (d) Alloy
- **5.** At temperature of 298 kelvin, silicon is not suitable for most electronic applications, due to electron due to applied electric field

1. Silicon devices can be employed for a higher small amount of conductivity. This can be altered by

[EC ESE - 2015]

- (a) Gettering
- (b) Doping
- (c) Squeezing
- (d) Sintering
- **6.** The energy gap in the energy band structure of a material is 9eV at room temperature .The material is

[EC ESE - 2015]

- (a) Semiconductor
- (b) Conductor
- (c) Metal
- (d) Insulator
- 7. The number of holes in and N-type silicon with intrinsic value 1.5×10<sup>10</sup> /cm<sup>3</sup> and doping concentration of 10<sup>17</sup>/cm<sup>2</sup>, by using mass action

[EC ESE - 2015]

- (a)  $6.67 \times 10^6$ /cc
- (b)  $4.44 \times 10^{-25}$ /cc
- (c)  $1.5 \times 10^{-24}$ /cc

carrier concentration

- (d)  $2.25 \times 10^3$ /cc
- 8. Statement (I): Hall voltage is given by  $V_{H} = R_{H} \frac{I.H}{t}$  where I is the current , H is the magnetic field strength, t is the thickness of probe and R<sub>H</sub> is the Hal constant Statement (II): Hall effect does not sense the

[EC ESE - 2014]

- (a) Both Statement (I) and Statement (II) are individually true and Statement (II) is the correct explanation of Statement (I).
- (b) Both Statement (I) and Statement (II) are individually true but Statement (II) is not the correct explanation of Statement (I)
- (c) Statement (I) is true but Statement (II) is false.
- (d) Statement (I) is false but Statement (II) is
- **9.** Drift velocity in a metal is

[EC ESE - 2014]

(a) Inversely proportional to the force on an

DIODES GATE-2019

## CHAPTER - 2 DIODES

#### 2.1 PN JUNCTION DIODES

PN Junction diodes is formed by diffusing the p – type material to one side of junction and n – type of the material to other side of pn Junction i.e. the bonding force exists between p – type and n–type semiconductors.

P	N
High hole	High electron
concentration	concentration

concentration

O is Circle represents free charge carries (e -s and holes)

☐ is Squares represents charges not free to move (Ionized donor or acceptor atoms)

#### 2.1.1 Diffusion

Electron diffusion

	-	$\longrightarrow$ $\bot$ $\bot$

 $\leftarrow \bigcirc$  (free e<sup>-</sup>s)

(Free holes)  $\oplus$ 

hole diffusion

#### 2.1.2 Space Charge Region

- 1. Diffusion forms dipole charge layer at pn junction interface.
- 2. There is a 'built in' voltage at pn junction interface that prevents penetration of  $e^{-s}$  into p- side and holes into n side.

## **ASSIGNMEN**

1. In a uniformly doped abrupt p-n junction, the doping level of n-side is four times the doping level of p-side. The ratio of depletion layer width is:

(a) 0.25

(b) 0.5

(c) 1.0

(d) 2.0

- **2.** In a junction diode:
- (a) The depletion capacitance increases with increase in reverse bias.
- (b) The depletion capacitance decreases with increase in reverse-bias.
- (c) The diffusion capacitance increases with increase in the forward bias.
- (d) The diffusion capacitance is much higher than the depletion capacitance when it is forward - biased.
- The small signal capacitance of an abrupt p-n junction is 1nF/cm<sup>2</sup> at Zero bias. If the build - in voltage is 1V, the capacitance at a reversebias voltage of 99V is equal to:

(a)55pF

(b) 75pF

(c) 100pF

(d) 125pF


- 4. A p n junction in series with a 100  $\Omega$ resistor, is forward - biased so that a current of 100 mA flows. If the voltage across this combination is instantaneously reversed to 10V at t = 0, the reverse current that flows through the diode at t = 0 is approximately given by:
- (a) Zero

(b) 100 mA

(c) 200 mA

(d) 50mA


5. The 6 V Zener Diode shown in figure has zero Zener resistance and less current of 5mA. The minimum value of R so that the voltage across it does not fall below 6V is:



(a)  $70\Omega$ 

(c)  $50\Omega$ 

6. A zener diode in the circuit shown in figure, has a knee current of 5mA and a maximum allowed power dissipation of 300mW. What are the minimum and maximum load currents that can be drawn safely from the circuit, keeping the output voltage V<sub>0</sub> constant at 6V?



- (a) Zero, 180mA
- (b) 5mA, 110 mA
- (c) 10mA, 55mA
- (d) 60mA, 180mA
- Compared to a p- n junction with  $N_A = N_D$ 10<sup>14</sup>/cm<sup>3</sup>, which one of the following statements is true for a p - n junction with  $N_A =$  $N_D = 10^{20} / cm^3$ ?
- (a) Reverse breakdown voltage is lower and depletion capacitance is lower.
- (b) Reverse breakdown voltage is higher and depletion capacitance is lower.
- (c) Reverse breakdown voltage is lower and depletion capacitance is higher.
- (d) Reverse breakdown voltage is higher and depletion capacitance is higher.
- 8. A p +- n junction has a built in potential of 0.8V. The depletion layer width at a reverse -

## ASSIGNMENT

1. Current voltage relation for a Ge diode is given by  $I = I_0 \times (e^{MV} - 1)$  at room temperature.  $I_0$  is the reverse saturation current at room temperature.

Assume room temperature is 22°C. The factor M is

(a) 10

(b) 0.025

(c) 20

- (d) 40
- **2.** Current voltage relation for a Si diode is given by

 $I = I_0 \times (e^{MV}-1)$  at room temperature, where  $I_0$  is the reverse saturation current at room temperature. Assume room temperature as  $72^{\circ}F$ . The factor M is approximately

(a) 10

(b) 0.025

(c) 20

(d) 40

#### Linked Statement for Q.3 & Q.4


A voltage regulator is designed for output voltage of 25 Volts DC to a load whose maximum current is 150 mAs. Variation in input voltage is 55V to 75V.

- 3. The minimum and maximum value of series resistance shall be approximately \_\_\_\_ and \_\_\_\_ ohms. Zener diode power rating is 300 watts.
- (a) 80 400
- (b) 84,200
- (c) 42,200
- (d) 42,166.66
- **4.** Shown in figure I-V characteristic of 3-diodes.  $V_1$ ,  $V_2$ ,  $V_3$  are the typical breakdown voltages (B.V) to be marked at points A, B, C not necessarily in the same order. Assume:

 $V_1 = B.V$  for ordinary pn – junction diode

V2: B.V for avalanche diode

 $V_3$ : B.V for zener diode



 $V_1$ ,  $V_2$ ,  $V_3$  should be marked at points \_\_\_\_\_, \_\_\_ and \_\_\_\_ respectively.

- (a) A, B, C
- (b) C, B, A
- (c) A, C, B.
- (d) B, C, A

#### Linked Statement for Q.5 & Q.6

Consider a Ge diode at room temperature when the voltage across it is 0.3 volt.

- **5.** If the forward current for this diode is M  $I_0$  where  $I_0$  is the reverse saturation current at room temperature, the factor M is ..... (Assume  $e^6 \approx 400$  and room temperature is  $22^{\circ}C$ )
- (a) 40,000
- (b) 80,000
- (c) 1,60,000
- (d) 3,20,000
- **6.** If the temperature in case of the diode considered in (Q.5) is raised to  $50^{\circ}$ C, the ratio of the new forward current to the forward current obtained in (Q.5) shall be (Assume  $e^{10} \approx 22,000$ ).
- (a) 1.4

- (b) 2.4
- (c) 3.4
- (d) 4.4
- **7. Assertion (A):** In the manufacture of zener diodes, silicon is usually preferred.

**Reason(R):** Silicon has higher temperature and current capability.

Choose the best alternative.

- (a) Both A and R are TRUE and R is the correct explanation of A.
- (b) Both A and R are TRUE and R is not the correct explanation of A.
- (c) A is TRUE but R is FALSE

## GATE QUESTIONS

**1.** In a p-n junction diode at equilibrium, which one of the following statements is NOT TRUE?

[GATE - 2018]

- (a) The hole and electron diffusion current components are in the same direction.
- (b) The hole and electron drift current components are in the same direction.
- (c) On an average, holes and electrons drift in opposite direction.
- (d) On an average, electrons drift and diffuse in the same direction.
- 2. A p-n step junction diode with a contact potential of 0.65 V has a depletion width of 1  $\mu$ m at equilibrium. The forward voltage (in volts, correct to two decimal places) at which this width reduces to 0.6  $\mu$ m is \_\_\_\_\_\_.

[GATE - 2018]

3. Red (R), Green (G) and Blue (B) Light Emitting Diodes (LEDs) were fabricated using p-n junctions of three different inorganic semiconductors having different band-gaps. The built-in voltages of red, green and blue diodes are  $V_R$ ,  $V_G$  and  $V_B$ , respectively. Assume donor and acceptor doping to be the same ( $N_A$  and  $N_D$  respectively) in the p and n sides of all the three diodes.

Which one of the following relationships about the built-in voltages is TRUE?

[GATE - 2018]

(a) 
$$V_R > V_G > V_B$$

(b)  $V_R < V_G < V_B$ 

(c) 
$$V_R = V_G = V_B$$

(d)  $V_R > V_G < V_B$ 


**4.** A junction is made between p<sup>-</sup> S with doping density  $N_{A1} = 10^{15}$  cm<sup>-3</sup> and p Si with doping density  $N_{A2} = 10^{17}$  cm<sup>-3</sup>.

Given: Boltzmann constant  $k = 1.38 \times 10^{-23}$  J.  $K^{-1}$ , electronic charge  $q = 1.6 \times 10^{-19}$  C. Assume 100% acceptor ionization.

At room temperature (T = 300K), the magnitude of the built-in potential (in volts, correct to two decimal places) across this junction will be

[GATE - 2018]

5. A DC current of  $26~\mu A$  flows through the circuit shown. The diode in the circuit is forward biased and it has an ideality factor of one. At the quiescent point, the diode has a junction capacitance of 0.5~nF. Its neutral region resistances can be neglected. Assume that the room temperature thermal equivalent voltage is 26~mV.



For  $\omega = 2 \times 10^6$  rad/s, the amplitude of the small-signal component of diode current (in  $\mu$ A, correct to one decimal place) is

[GATE - 2018]

**6.** The circuit shown in the figure is used to provide regulated voltage (5 V) across the 1 kQ resistor. Assume that the Zener diode has a constant reverse breakdown voltage for a current range, starting from a minimum required Zener current,  $I_{Zmin} = 2$  mA to its maximum allowable current. The input voltage  $V_1$ , may vary by 5% from its nominal value of 6 V. The

## **ESE OBJ QUESTIONS**

- the formation P-N junctions:
- 1. Holes diffuse across the junction from P side to N-side.
- 2. The depletion layer is wiped out.
- 3. There is continuous flow of current across the iunction.
- 4. A barrier potential is set up across the iunction.

Which of the above statements are correct?

[EC ESE - 2018]

(a) 1 and 3

(b) 2 and 3

(c) 1 and 4

(d) 2 and 4

2. In tunnel diode, the Fermi level lies

[EC ESE - 2018]

- (a) Inside valence band of p-type and inside conduction band of n-type semiconductors.
- (b) In the energy band gap but closer to conduction band of n-type semiconductors
- (c) In the energy band gap but closer to valence band of p-type semiconductor
- (d) In the energy band gap but above valence band of p-type and below conduction band of ntype semiconductors

#### 3. Statement (I):

The width of depletion layer of a P-N junction is increased under reverse bias.

#### **Statement (II):**

Junction breakdown occurs under reverse bias.

[EC ESE - 2018]

#### **Codes:**

- (a) Both Statement (I) and Statement (II) are individually true and Statement (II) is the correct explanation of Statement (I)
- (b) Both Statement (I) and Statement (II) are individually true but Statement (II) is not the correct explanation of Statement (I)
- (c) Statement (I) is true but Statement (II) is
- (d) Statement (I) is false but Statement (II) is true

1. Consider the following statements regarding 4. Which of the following materials is used in light emitting diodes?

[EC ESE - 2017]

- (a) Gallium arsenide sulphate
- (b) Gallium arsenide phosphide
- (c) Gallium chromate phosphide
- (d) Gallium phophide sulphate
- 5. In a photoconductive cell the resistance, of the semi conductor material varies with intensity of incident light.

[EC ESE - 2017]

- (a) Directly
- (b) Inversely
- (c) Exponentially
- (d) Logarithmically
- **6.** Consider the following statements :

The main contribution to photo conduction is by 1. The generation of electron and hole pair by a photon

- 2.a donor electron jumping into the conduction band because of a photon's energy
- 3.a valence electron jumping into an acceptor state because of a photon's energy

Which of the above statements is/are correct?

[EC ESE - 2017]

(a) 1 only

(b) 2 only

(c) 3 only

(d) 1, 2 and 3

7. A low resistance LDR of  $20\Omega$ , operated at a certain intensity of light, is to be protected through a series resistance in such a way that up to 12mA of current is to flow at a supply voltage of 10V. What is the nearest value of the protective resistance?

[EC ESE - 2017]

(a)  $873 \Omega$ 

(b)  $813 \Omega$ 

(c) 273  $\Omega$ 

(d)  $81 \Omega$ 

8. Photoconductivity is a characteristic of semiconductors. When light falls on certain semiconductors, it

[EC ESE - 2017]

#### **CHAPTER - 3**

#### **BIPOLAR TRANSISTOR**


#### 3.1 BIPOLAR TRANSISTOR

A transistor is basically a Si on Ge crystal containing three separate regions. It can be either NPN or PNP type the middle region is called the base and the outer two regions are called emitter and the collector. The outer layers although they are of same type but their functions cannot be changed. They have different physical and electrical properties.

In most transistors, emitter is heavily doped. Its job is to emit or inject electrons into the base. These bases are lightly doped and very thin, it passes most of the emitter-injected electrons on to the collector. The doping level of collector is intermediate between the heavy doping of emitter and the light doping of the base.


The collector is so named because it collects electrons from base. The collector is the largest of the three regions; it must dissipate more heat than the emitter or base. The transistor has two junctions. One between emitter and the base and other between the base and the collector. Because of this the transistor is similar to two diodes, one emitter base diode and other collector base diode.

When transistor is made, the diffusion of free electrons across the junction produces two depletion layers. For each of these depletion layers, the barrier potential is 0.7 V for Si transistor and 0.3 V for Ge transistor.



The depletion layers do not have the same width, because different regions have different doping levels. The more heavily doped a region is, the greater the concentration of ions near the junction. This means the depletion layer penetrates more deeply into the base and slightly into emitter. Similarly, it penetration more into collector. The thickness of collector depletion layer is large while the base depletion layer is small as shown in fig.

If both the junctions are forward biased using two D.C sources, as shown in free electrons (majority carriers) enter the emitter and collector of the transistor, joins at the base and come out of the base. Because both the diodes are forward biased, the emitter and collector currents are large.



If both the junction are reverse biased as shown in then small currents flows through both junctions only due to thermally produced minority carriers and surface leakage. Thermally produced carriers are temperature dependent it approximately doubles for every 10 degree Celsius rise in ambient temperature. The surface leakage current increases with voltage.




 $V_{C \in} = 1V$ ,  $V_{BE}$  is adjusted to give a collector current through all the branches for given circuit current of 1mA keeping  $V_{B \in}$  constant  $V_{C \in}$  is assume  $\beta = 100$ . increased to 11V find new value of ic if Solution.  $V_A = 100V.$ 

#### Solution.

$$\begin{split} & \text{Solution.} \\ & V_{CE} = 1V & I_C = \beta I_B + I_{CE0} \\ & I_C = 10^{-3} & I_C = \beta I_B + I_{CE} + I_{CE0} \\ & i_C = I_s e^{\frac{V_{BE}}{V_T}} \left( 1 + \frac{V_{CE}}{V_A} \right) \\ & \frac{i_C^{'}}{i_C} = \frac{I_s}{I_s} \frac{e^{\frac{V_{BE}}{V_T}} \left( 1 + \frac{V_{CE}}{V_A} \right)}{e^{\frac{V_{BE}}{V_T}} \left( 1 + \frac{V_{CE}}{V_A} \right)} = \frac{1 + \frac{1}{\sqrt{A}}}{\left( 1 + \frac{11}{100} \right)} \times 10 \\ & i_C^{'} = 1.11 \times 10^{-3} = 1.1 \text{mA} \\ & \text{Slope} = \frac{1 \text{mA}}{1 + 100} = \frac{1}{101} \text{m} \\ & \frac{IC_2 - IC_1}{11 - 1} = \frac{1}{101} \\ & IC_2 = \frac{10 + 101}{101} = 1.1 \text{wA} \end{split}$$

Example 1. In a common emitter tr. at Example 2. Determine all mode voltage &



One is npn other is pnp so can't operated simultaneously one will ON & other OFF

$$I_C = 3.9 \text{ mA}$$

$$5 - I_B(10k) - 0.7 - (1k)I_E = 0$$

$$5 - 10I_B - 0.7 - 101I_B = 0$$

## **ASSIGNMEN**

- 1. Large collector base reverse bias is (a) 2.28 nF responsible for
- (a) Saturation region in BJTs
- (b) Reverse active mode in BJT
- (c) Early effect in BJTs
- (d) None of these

#### Linked Statement for Q.2 & Q.3

A transistor with  $\alpha = 0.98$  and  $I_{CBO} = 5\mu A$  is biased so that  $I_{BQ} = I_B$  at quiescent pint =  $100 \mu A$ 

- 2.  $I_{CEO}$  is
- (a) 50µA
- (b)  $100 \mu A$
- (c) 250 µA
- (d) 500 µA
- 3.  $I_{CO}$  and  $I_{EO}$  is
- (a) 5.15 mA, 5.25 mA
- (b) 3mA, 315 mA
- (c) 4.91 ma, 5.01 mA
- (d) 27mA, 27.38 mA

#### Common Data for Q. 4 to Q.5

A Si n-p-n bipolar transistor has the following parameters:


Collector current :  $I_C = 5 \text{ mA}$ 

Common – emitter current gain factor:  $h_{fe} = 100$ 

Operational temperature :  $T = 300^{\circ} K$ Cross sectional area :  $A = 10^{-8}$  cm<sup>2</sup> Electron mobility: 1600 cm<sup>2</sup>/Vs

- 4. The mutual conductance is
- (a) 0.19 mho
- (b) 0 mho
- (c)  $\infty$  mho
- (d) 3.8 mho
- 5. The input conductance is
- (a)  $1.9 \times 10^3$
- (b)  $1.9 \times 10^{-3}$
- (c)  $0.19 \times 10^3$
- (d)  $0.19 \times 10^{-3}$
- **6.** The electron diffusion coefficient is (in mho)
- (a)  $208 \text{ cm}^2/\text{s}$
- (b)  $20.85 \text{ cm}^2/\text{s}$
- (c)  $416 \text{ cm}^2/\text{s}$
- (d)  $41.6 \text{ cm}^2/\text{s}$
- 7. The diffusion capacitance is

- (b) 22.8 nF
- (c) 22.85 pF
- (d) 2.28 pF
- 8. In the npn



10<sup>8</sup> holes /μs move from base to emitter region while 10<sup>10</sup> electron/μs move from emitter to base region. The emitter current I<sub>E</sub> is

- (a) 1.584 mA
- (b) +1.84 mA
- (c) + 1.616 mA
- (d) 1.616 mA
- Consider the following statements in respect of DIAC Vs BJT
- S1: DIAC is a two terminal device whereas, BJT is a three terminal device.
- S2: In DIAC, doping of each region is almost equal whereas in BJT, the doping depends upon the type of the region.


Choose the best alternative.

- (a) S1 is TRUE, S2 is FALSE
- (b) S1 is FALSE, S2 is TRUE
- (c) Both S1, S2 are TRUE
- (d) Both S1, S2 are FALSE
- 10. In order of input impedances choose the correct order for the following devices.
- P. BJT in CE mode
- Q. BJT in CB mode
- R. MOSFET
- S. JFET
- (a) P < Q < S < R
- (b) Q < P < R < S
- (c) Q < P < S < R
- (d) Q < S < P < R
- 11. Consider the following assertions:

## GATE QUESTIONS

1. The injected excess electron concentration profile in the base region of an npn BJT, biased in the active region, is linear, as shown in the figure. If the area of the emitter-base junction is  $0.001~\text{cm}^2$ ,  $\mu_n = 800\text{cm}^2/(V\text{-s})$  in the base region and depletion layer widths are negligible, then the collector current  $I_c(\text{in mA})$  at room temperature is


(Given: thermal voltage  $V_T = 26\text{mV}$  at room temperature, electronic charge  $q = 1.6 \times 10^{-19} \text{ C}$ )



[GATE - 2016]

- 2. The Ebers Moll model of a BJT is valid [GATE 2016]
- (a) Only in active mode
- (b) Only in active and saturation modes
- (c) Only in active and cut-off modes
- (d) In active, saturation and cut-off modes
- 3. In the ac equivalent circuit shown, the two BJTs are biased in active region and have identical parameters with  $\beta>>1$ . The open circuit small signal voltage gain is approximately

[GATE - 2015]



**4.** If the base width in a bipolar junction transistor is doubled, which one of the following statements will be TRUE?

[GATE - 2015]

- (a) Current gain will increase.
- (b) Unity gain frequency will increase.
- (c) Emitter-base junction capacitance will increase
- (d) Early voltage will increase
- 5. An n-p-n BJT having reverse saturation current  $I_S = 10^{-15}$  A is biased in the forward active region with  $V_{BE} = 700$  mV. The thermal voltage ( $V_T$ ) is 25mV and the current gain ( $\beta$ ) may vary from 50 to 150 due to manufacturing variations. The maximum emitter current (in  $\mu A$ ) is

[GATE - 2015]

6. A good current buffer has

[GATE - 2014]

- (a) Low input impedance and low output impedance
- (b) Low input impedance and high output impedance
- (c) High input impedance and low output impedance
- (d) High impedance and high output impedance
- 7. An increase in the recombination of a BJT will increase

[GATE - 2014]

(a) The common emitter dc current gain

## **ESE OBJ QUESTIONS**

transistor are  $h_{FE(max)} = 225$  and  $h_{FE(min)} = 64$ . switching speeds of bipolar transistors is What value of  $h_{FE}$  is to be adopted in practice?

(a) 64

(b) 100

(c) 120

(d) 225

2. In a transistor, the base current and collector current are, respectively, 60 µA and 1.75 mA. The value if  $\alpha$  is nearly

[EC ESE - 2017]

(a) 0.91

(b) 0.97

(c) 1.3

(d) 1.7

- 3. Consider the following statements regarding an N-P-N Bipolar Junction transistor:
- 1.Emitter diode is forward biased and collector diode is reverse biased
- 2.Emitter has many free electrons
- 3. Free electrons are injected into base and pass through collector
- 4.Depletion layers around junction J1 and J2 of BJT are widened

Which of the above statements are correct?

[EC ESE - 2015]

(a) 1, 2 and 4

(b) 1, 3 and 4

(c) 2, 3 and 4

(d) 1, 2 and 3

- **4.** Consider the following statements regarding opt couplers:
- 1. Opt couplers are LEDs driving photodiodes in a single package to provide electrical isolation between input and output.
- 2.Optocouper is LED driving a phototransistor in a single package that replaces pulse transformers working at input zero crossing
- joints between optical fiber terminations

Which of the above statements are correct?

[EC ESE - 2015]

(a) 1, 2 and 3

(b) 1 and 2 only

(c) 1 and 3 only

(d) 2 and 3 only

1. The h<sub>FE</sub> values in the specification sheet of a | 5. The best device for improving the

[EC ESE - 2014]

- [EC ESE 2018] (a) Speed –up capacitor
  - (b) Transistor with higher cut -off frequency
  - (c) Clamping diode
  - (d) Clamping diode with zero storage time
  - **6.** The early effect in bipolar junction transistor is caused by

[EC ESE - 2014]

- (a) Fast turn off
- (b) Fast turn on
- (c) Large emitter to base forward bias
- (d) Large collector to base reverse bias
- 7. To get higher cut -off frequency in a BJT, sheet resistance should be

[EC ESE - 2014]

- (a) Low
- (b) High
- (c) Equal to cut -off frequency
- (d) Zero
- 8. When a transistor is saturated

[EC ESE - 2013]

- (a) The emitter potential is more than the base collector potential
- (b) The collector potential is more than the base -emitter potential
- (c) The base potential is more than the emitter collector potential
- (d) The base, emitter and collector are almost the same potential
- 9. If the  $\alpha$  value of a transistor changes 0.5% 3. Optocouplers are used as temporary non fixed from its nominal value of 0.9, the percentage change is β will be

[EC ESE - 2013]

(a) 0%

(b) 2.5%

(c) 5%

(d) 7.5%

10. In a bipolar junction transistor an increase in magnitude of collector voltage increase the


#### CHAPTER - 4

#### FIELD - EFFECT TRANSISTOR (FET)

#### 4.1 FET


#### 4.1.1 Introduction

- 1. The Field Effect Transistor (FET) is type of transistor that works by modulating a microscopic electric field inside a semiconductor material.
- 2. There are two general types of FET's, the MOSFET and JFET.



#### 4.2 JFET(Junction Field Effect Transistor)

#### 4.2.1 Symbol and Representation





**Example 1.** Consider a process technology for which  $L_{min} = 0.4 \mu m$ ,  $t_{ox} = 8 n m$ ,  $\mu_n = 450 \text{ cm}^2$  /V.S, and  $V_t = 0.7 V$ . (a) Find  $C_{ox}$  and  $k_n'$ . (b) For a MOSFET with W/L = 10, calculate the values of  $V_{OV}$ ,  $V_{GS}$ , and  $V_{DSmin}$  needed to operate the FET in the saturation region with a dc current  $I_D = 100 \mu A$ . (c) For the device in (b), find the values of  $V_{OV}$  and  $V_{GS}$  required to cause the device to operate as a  $1000 \square$  resistor for very small  $V_{DS}$ .

#### Solution.

(a) 
$$C_{\text{ox}} = \frac{\varepsilon_{\text{oX}}}{t_{\text{ox}}} = \frac{3.45 \times 10^{-11}}{8 \times 10^{-9}}$$

 $=4.32\times10^{-3}\,\mathrm{F/m^2}=4.32\,\mathrm{fF/\mu m^2}$ 

$$k_{\rm n}^{'}=\mu_{\rm n}C_{\rm ox}=450\bigg(\frac{cm^2}{V}.s\bigg)\times4.32fF\,/\,\mu m^2$$

 $= 194 \times 10^{-6} \text{ F/V.s} = 194 \mu\text{A/V}^2$ 

(b) For operation in the saturation region,  $i_D = \frac{1}{2} k_n^{'} (v_{GS} - V_t)^2$ 

Thus, 
$$100 = \frac{1}{2} \times 194 \times \frac{8}{0.8} (V_{GS} - 0.7)^2$$

Which results in  $V_{GS} - 0.7 = 0.32 \text{ V}$ 

$$Or V_{GS} = 1.02 V$$

And 
$$V_{DSmin} = V_{GS} - 0.7 = 0.32V$$

For the MOSFET in the triode region with  $v_{DS}$  very small,

$$i_{\scriptscriptstyle D} = k_{\scriptscriptstyle n}^{'} \frac{W}{I} (V_{\scriptscriptstyle GS} - V_{\scriptscriptstyle t}) V_{\scriptscriptstyle DS}$$

From which the drain to source resistance  $r_{DS}$  can be found as

$$r_{DS} = \frac{v_{DS}}{i_{D}} | small v_{DS}| = \frac{1}{\left[k_{n} \frac{W}{L}(v_{GS} - V_{t})\right]}$$

Thus 
$$1000 = \frac{1}{[194 \times 10^{-6} \times 10(\nu_{GS} - 0.7)]}$$


Which yields,  $V_{GS} - 0.7 = 0.52V$ 

$$Or V_{GS} = 1.22V$$



#### Linked Statement for Q.1 & Q.2

Shown below is the transfer characteristics for n channel MOSFET. following parameters,



- 1. At  $V_{GS}$  (Gate to source voltage) = -2V, the  $I_D$  shall be
- (a) 5 mA
- (b) 2 mA
- (c) 2.5 mA
- (d) 2.5 mA
- 2. When  $I_D$  is 5mA, the  $V_{GS}$  will be \_\_\_\_ and MOSFET is
- (a) 1.2V, enhancement type
- (b) -1.2 V, depletion type
- (c) 2V, enhancement type
- (d) –2V depletion type

#### Linked Statement for Q.3 & Q.4

A silicon JFET at 300°K has the following parameters:

Electron density :  $N_d = 1 \times 10^{17} \text{ cm}^{-3}$ 

Hole density :  $N_a = 1 \times 10^{19} \text{ cm}^{-3}$ 

Relative dielectric constant =  $\epsilon_r = 11.8$ 

Channel height :  $a = 0.20 \mu m$ 

Intrinsic carrier density :  $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$ 

- 3. The pinch off voltage is  $\approx$
- (a) 1.5V
- (b) 1.5 V

- (c) 3V
- (d) 6V
- 4. The built in voltage is
- (a) 0.47 V
- (b) 3V
- (c) 3V
- (d) 0.94 V

#### Linked Statement for Q.5 & Q.6

A certain p-channel Si- MOSFET has the following parameters,

Doping concentration  $N_a = 1.5 \times 10^{17} \text{ cm}^{-3}$ 

Relative dielectric constant  $\in = 11.8$ 

Relative dielectric constant of  $SiO_2$ :  $\in_{ir} = 4$ 

Insulator depth :  $d = 0.02 \mu m$ 

Operating temperature :  $T = 300^{\circ} K$ 

Intrinsic carrier density :  $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$ 

- 5. The surface potential for strong inversion is
- (a) 4V
- (b) 0.838 V
- (c)-4V
- (d) -0.838 V
- **6.** The insulator capacitance is
- (a)  $1.77 \text{ mF/m}^2$
- (b)  $3.54 \text{ mF/m}^2$
- (c)  $5.31 \text{ mF/m}^2$
- (d)  $7.08 \text{ mF/m}^2$

#### Linked Statement for Q.7 & Q.8

A certain n – channel MOSFET ha the following parameters:

Channel length :  $L = 4 \mu m$ Channel depth :  $Z = 12 \mu m$ 

Relative dielectric :

Constant of  $SiO_2$  :  $\epsilon_{ir} = 4$ 

- 7. The insulator capacitance is \_\_\_\_\_ F/m<sup>2</sup> and saturation drain current is \_\_\_\_\_ A
- (a)  $8.85 \times 10^{-4}$ , 8.85
- (b)  $8.85 \times 10^{-12}$ , 8.85
- (c)  $8.85 \times 10^{-14}$ , 6
- (d)  $8.85 \times 10^{-9}$ , 17
- **8.** The maximum operating frequency in the saturation region is
- (a) 6.76 Hz
- (b) 6.76 MHz
- (c) 6.76 GHz
- (d) 6.76 THz
- **9.** Consider the following statements with respect to V-MOS

## **GATE QUESTIONS**

nm (System 1) and another with light source of wavelength  $\lambda_2 = 325$  nm (System 2). Both photolithography systems are otherwise identical. If the minimum feature sizes that can be realized using System 1 and System 2 are  $L_{min1}$  and  $L_{min2}$  respectively, the ratio  $L_{min1}/L_{min2}$ (correct to two decimal places) is

[GATE - 2018]

2. Consider an n-channel metal oxide semiconductor field effect transistor (MOSFET) with a gate-to source voltage of 1.8V. Assume

that 
$$\frac{W}{L}=4~$$
 ,  $~\mu_{n}C_{ox}~=~70\times10^{\text{-}6}AV^{\text{-}2},~$  the

threshold voltage is 0.3V, and the channel length modulation parameter is 0.09 V<sup>-1</sup>, In the saturation region, the drain conductance (in micro Siemens)is

[GATE - 2016]

- 3. Consider the following statements for a metal oxide semiconductor field after effect transistor (MOSFET):
- P: As channel length reduces, OFF-state current increases
- Q : As channel length reduces, output resistance
- R: As channel length reduces, threshold voltage remains constant
- S: As channel reduces, ON current increases. Which of the above statements are INCORRECT?

[GATE - 2016]

- (a) P and O
- (b) P and S
- (c) Q and R
- (d) R and S
- 4. A voltage V<sub>G</sub> is applied across a MOS capacitor with metal gate and p-type silicon substrate at T = 300 K. The inversion carrier density (in number of carriers per unit area) for  $V_G = 0.8 \text{ V is } 2 \times 10^{11} \text{ cm}^{-2}$ . For  $V_G = 1.3 \text{ V}$ , the

1. There are two photolithography systems: inversion carrier density is  $4 \times 10^{11}$  cm<sup>-2</sup>. What one with light source of wavelength  $\lambda_1 = 156$  is the value of the inversion carrier density for  $V_G = 1.8 \text{ V}?$ 

[GATE - 216]

(a) 
$$4.5 \times 10^{11} \text{ cm}^{-2}$$
  
(c)  $7.2 \times 10^{11} \text{ cm}^{-2}$ 

(b) 
$$6.0 \times 10^{11} \text{ cm}^{-2}$$
  
(d)  $8.4 \times 10^{11} \text{ cm}^{-2}$ 

(c) 
$$7.2 \times 10^{11} \text{ cm}^{-2}$$

(d) 
$$8.4 \times 10^{11} \text{ cm}^{-2}$$

5. Consider a long-channel NMOS transistor with source and body connected together. Assume that the electron mobility is independent of V<sub>gs</sub> and V<sub>DS</sub>. Given,

 $g_m = 0.5 \mu A/V$  for  $V_{DS} = 50 \text{ m V}$  and  $V_{gs} = 2V$ ,  $g_d = 8\mu A/V$  for  $V_{gs} = 2 V$  and  $V_{DS} = 0 V$ ,

Where 
$$g_{_{m}}=\frac{dI_{_{D}}}{dV_{_{gs}}}$$
 and  $g_{_{d}}=\frac{dI_{_{D}}}{dV_{_{DS}}}$ 

The threshold voltage (in volts) of the transistor

[GATE - 2016]

**6.** A long-channel NMOS transistor is biased in the linear region VDS = 50 mV and is used as a resistance. Which one of the following statements is NOT correct?

[GATE - 2016]

- (a) If the device width W is increased, the resistance decreases
- (b) If the threshold voltage is reduced, the resistance decrease
- (c) If the device length L is increased, the resistance increases
- (d) If VGS is increased, the resistance increases
- 7. In a MOS capacitor with an oxide layer thickness of 10 mm, the maximum depletion layer thickness is 100 mm. The permittivity's of the semiconductor and the oxide layer are  $\varepsilon_{\delta} + \varepsilon_{ox}$

respectively. Assuming  $\frac{\varepsilon_s}{\varepsilon_{ox}}$  the ratio of the

maximum capacitance to the minimum capacitance of this MOS capacitor is

[GATE - 2015]

## **ESE OBJ QUESTIONS**

 $10^{-4}$  cm and channel resistivity  $\rho - 5\Omega$ -cm,  $\mu_n =$ 1300 cm<sup>2</sup>/V-s and  $\varepsilon_0 = 9 \times 10^{-12}$  F/m, the pinch | 5. A gate of drain -connected enchancement off voltage, V<sub>p</sub>, is nearly

[EC ESE - 2018]

- (a) 2.30 V
- (b) 2.85 V
- (c) 3.25 V
- (d) 3.90 V
- 2. For JFET, the drain current I<sub>D</sub> is:

[EC ESE - 2017]

(a) 
$$I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)^{1/2}$$
 (b)  $I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)$ 

$$(b) I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)$$

(c) 
$$I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)^{3/2}$$
 (d)  $I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)$ 

(d) 
$$I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)^2$$

3. Thermal runaway is not possible in FET because as the temperature of the FET increase

[EC ESE - 2017]

- (a) Mobility decreases
- (b) Trans conductance increases
- (c) Drain current increases
- (d) Trans conductance decreases
- **4. Statement (I):** The gate of MOSEFT is insulated from the body of FET by deposition of a very thin fragile layer of SiO2 over the substrate

Statement (II): The device is therefore called as an insulator gate field -effect transistor (IGFET)?

[EC ESE - 2012]

- (a) Both Statement (I) and Statement (II) are individually true and Statement (II) is the correct explanation of Statement (I).
- (b) Both Statement (I) and Statement (II) are individually true but Statement (II) is not the correct explanation of Statement (I)
- (c) Statement (I) is true but Statement (II) is false.

- 1. For an n-channel silicon JEET with  $a = 2 \times (d)$  Statement (I) is false but Statement (II) is
  - mode MOSFET is an example of

[EC ESE - 2012]

- (a) An active load
- (b) A switching device
- (c) A three -terminal device
- (d) A diode
- 6. Thermal run-away is not possible in FET because, as the temperature of FET increases?

[EC ESE - 2012]

- (a) The drain current increases
- (b) The mobility increases
- (c) The mobility decreases
- (d) The transconductance increases
- 7. Consider the following statements related to JFET:?
- 1.Its operation depends on the flow of minority carriers only
- 2. It is less noisy than BJT
- 3. It has poor thermal stability
- 4. It is relatively immune to radiation

The correct statements are

[EC ESE - 2012]

- (a) 1, 2, 3, 4
- (b) 1 and 2 only
- (c) 2 and 4 only
- (d) 3 and 4 only
- **8.** Body effect in MOSFETs result in

[EC ESE - 2012]

- (a) Increase in the value of Transconductance
- (b) change in the value of threshold
- (c) decrease in the value of Transconductance
- (d) increase in the value of output resistance
- 9. Assertion (A): The resistance of a FET in non-conducting region is very high

Reason (R): The FET is semiconductor device


[EC ESE - 2012] Both A and R are individually true and R

## CHAPTER - 5 INTEGRATED CIRCUIT FABRICATION

#### 5.1 INTRODUCTION

The starting material for integrated circuit (IC) fabrication is the single crystal silicon water. The end product of fabrication is functioning chips that are ready for packaging and final electrical testing before being shipped to the customer. The intermediated steps are referred to as water fabrication (in cluding sort). Water fabrication refers to the set of manufacturing processes used to create semiconductor devices and circuits.

Some common water terminology used are chip, die, device, circuit, and microchip. These refer to patterns covering the water surface that provide specific functionality. The terminology die and chip are most commonly used and interchangeably refer to one standalone unit on the water surface. Thus, a water can be said to be divided into many dies or chips, and shown in figure.



Schematic of water showing the division into individual dies. One individual die with electrical contacts is also shown. Some of these dies are used for testing. Dies at the edge dies are incomplete. Adapted from Microchip Fabrication – Peter Van Zant.

Schematic of various components of a water.

- 1.Chip
- 2.Scribe
- 3.Line
- 4.Test die
- 5.Edge chips
- 5. Water Crystal Plane



- 1. Consider the following sentences with (a) S1 is TRUE, S2 is FALSE regard to integrated circuits:
- S1: isolation in ICs is required to avoid thermal run away for transistors.
- S2: Metalization process is to interconnect the various circuit elements.

Choose the best alternative.

- (a) S1 is TRUE, S2 is FALSE
- (b) S1 is FALSE, S2 is FALSE
- (c) Both S1, S2 are TRUE
- (d) Both S1, S2 are FALSE
- 2. Consider the following statements:
- S1 : X1 rays are used for lithography in IC technology because they can be focused easily.
- S2: The basic function of 0.5 buried n<sup>+</sup> layer in an n-p-n transistor in IC is to reduce the collector series resistance.

With regard to integrated circuits fabrication, choose the best alternative.

- (b) S1 is FALSE, S2 is TRUE
- (c) Both S1, S2 are TRUE
- (d) Both S1, S2 are FALSE
- 3. Assertion (A): Usually in ICs it is easy to fabricate transistor of n-p-n type.

Reason (R): Collector is of n-type, because ntype impurities have smaller values of diffusion constant.

Choose the best alternative.

- (a) Both A and R are true and R is the correct explanation
- (b) Both A and R are true and R is not the correct explanation of A
- (c) A is true, but R is false
- (d) A is false, but R is true



#### Sol.1. **(b)**

Isolation is required to minimize electrical interaction between circuit components.

#### **Sol.2.** (b)

X-rays high resolution capacity makes it usable in lithography.

#### Sol.3. (a)

Collector is subjected to heating during the base and emitter diffusion

## **ESE OBJ QUESTIONS**

fabricating exposed to ultraviolet light the photo resist becomes

#### [EC ESE - 2013]

- (a) Oxidised
- (b) Ionized
- (c) Polymerised
- (d) Brittle
- 2. The p type epitaxial layer grown over an n- type substrate for fabricating a bipolar transistor will function as

#### [EC ESE - 2011]

- (a) The collector of a p n p transistor
- (b) The base of an n p n transistor
- (c) The emitter of a p n p transistor
- (d) The collector contact for p n p transistor.
- 3. The maximum concentration of the element which can be dissolved in solid silicon at a given temperature is termed as

[EC ESE - 2009]

- (a) Solid solubility
- (b) Dissolution coefficient
- (c) Solidification index
- (d) Concentration index
- 4. The process of extension of a single crystal surface by growing a film in such a way that the added atoms form a continuation of the single – crystal structure is called

#### [EC ESE - 2009]

- (a) Ion implantation
- (b) Chemical vapour deposition
- (c) Electroplating
- (d) Epitaxy
- 5. Why is the term 'planer technology' for fabrication of devices in ICs used?

#### [EC ESE - 2008]

(a) The variety of manufacturing processes by which devices are fabricated, takes place through a single plane

- 1. When the photo resist coating \* during IC | (b) The aluminium contacts to the collector, base an emitter regions of the transistors in the ICs are laid in the same plane
  - (c) The collector, base and emitter regions of the transistors in ICs are laid in the same plane
  - (d) The device looks like a thin plane water
  - 6. Which of the following capacitors are made use of widely for a capacitance application in monolithic ICs.
  - (i) MOS capacitor
  - (ii) Collector Substrate capacitor
  - (iii) Collector base capacitor
  - (iv) Base Emitter capacitor

Select the correct answer using the code given below

#### [EC ESE - 2008]

- (a) i and ii only
- (b) ii and iii only
- (c) iii and iv only
- (d) i and iv only
- 7. Assertion (A): The resistors and capacitors fabricated using IC technology have poor tolerances with respect to their absolute values. Reason (R): As all the components of the IC

are fabricated simultaneously, their ratio of tolerances is very low.

#### [EC ESE - 2007]

- (a) Both (A) and (R) are individually true and
- (R) is the correct explanation of (A).
- (b) Both (A) and (R) are individually true but
- (R) is not the correct explanation of (A).
- (c) (A) is true but (R) is false.
- (d) (A) is false but (R) is true.
- 8. In integrated circuits, the design of electronic circuits is based on the approach of

#### [EC ESE - 2006]

- (a) maximum number of resistors in the circuit
- (b) large sized capacitor
- (c) minimum chip area irrespective of the type of components in the design
- (d) Use of only bipolar transistor

### **About ECG Publications**

Engineers Career Group provides you a wide range of Printed Study Material designed specially for ESE, GATE & SSC-JE Preparation. Includes Mock Tests, Sample Papers, Previous Year Papers with Topic-Wise Solutions. Check it out today.

#### **Our Technical & Non-Technical Books**

#### ESE (4 STREAMS) | GATE (5 STREAMS) | SSC-JE (3 STREAMS)




























## 2019 GATE

**Graduate Aptitude Test in Engineering** 



# GATE 2019

## ANALOG CIRCUITS

**ELECTRONICS ENGINEERING** 





#### A Unit of ENGINEERS CAREER GROUP

**Head O** ce: S.C.O-121-122-123, 2<sup>nd</sup> oor, Sector-34/A, Chandigarh-160022

**Website:** www.engineerscareergroup.in **Toll Free:** 1800-270-4242

**E-Mail:** ecgpublica ons@gmail.com | info@engineerscareergroup.in

**GATE-2019:** Analog Circuits | Detailed theory with GATE & ESE previous year papers and detailed solu ons.

©Copyright @2016 by ECG Publica ons (A unit of ENGINEERS CAREER GROUP)

All rights are reserved to reproduce the copy of this book in the form storage, introduced into a retrieval system, electronic, mechanical, photocopying, recording, screenshot or any other form without any prior wri en permission from ECG Publica ons (A Unit of ENGINEERS CAREER GROUP).

First Edi on: 2016

Price of Book: INR 630/-

**ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) collected and proving data like: theory for di erent topics or previous year solu ons very carefully while publishing this book. If in any case inaccuracy or prin ng error may nd or occurred then **ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) owes no responsibility. The sugges ons for inaccuracies or prin ng error will always be welcome by us.

## CONTENTS

	CHAPTER	PAGE
1.	DIODE CIRCUITS	1-81
2.	BJT BIASING & SMALL SIGNAL ANALYSIS	82-192
3.	FREQUENCY RESPONSE	193-216
4.	OPERATIONAL AMPLIFER & APPLICATION	217-314
5.	FEEDBACK AMPLIFER & OSCILLATOR	315-352
6.	POWER AMPLIFER	353-376
7.	DIFFERENTIAL AMPLIFIER	377-389
8.	FET & MOSFET	390-434

ANALOG CIRCUITS GATE-2019


### CHAPTER - 1 DIODE CIRCUITS

#### 1.1 INTRODUCTION

The simplest and most fundamental non-linear circuit element is a diode. Just like a resistor, the diode has two terminals but the diode has a non-linear i-v characteristics.

#### 1.1.1 Diode Circuits

DC analysis and models. The ideal diode may be considered the most fundamental non-linear circuit element.




In above fig(i) the diode is conducting. Thus its voltage drop will be zero and the current through it will be determined by the +10V supply and the 1 k $\Omega$  resistor as 10 mA. In fig(ii) the diode is cut off and thus its current will be zero.

#### 1.1.2 A Simple Applications

#### 1.1.2.1 The Rectifier

The circuit consists of the series connection of a diode D and a resistor R.




## GATE QUESTIONS

1. An AC voltage source  $V=10 \sin (t)$  volts is applied to the following network. Assume that  $R_1=3k\Omega,\ R_2=6k\Omega$  and  $R_3=9k\Omega$  and that the diode is ideal.

Rms circuit I<sub>rms</sub> (in mA) through the diode is

[GATE - 2017]

2. The silicon diode, shown in the figure, has a barrier potential of  $0.7~\rm{V}$ . There will be no forward current flow through the diode, if  $V_{dc}$ , in volt, is greater than




[GATE - 2017]

(a) 0.7

(b) 1.3

(c) 1.8


- (d) 2.6
- 3. In the circuit shown below,  $V_s$  is a constant voltage source and  $I_L$  is a constant current load



The value of I<sub>L</sub> that maximizes the power absorbed by the constant current load is

[GATE - 2016]


- (a)  $\frac{V_s}{4R}$
- (b)  $\frac{V_s}{2R}$
- (c)  $\frac{V_s}{R}$
- (d) ∞
- **4.** Assume that the diode in the figure has  $V_{on} = 0.7 \text{ V}$ , but is otherwise ideal.



The magnitude of the current i2 (in mA) is equal

[GATE - 2016]

**5.** The I-V characteristics of the zener diodes D1 and D2 are shown in figure 1. These diodes are used in the circuit given in figure II. If the supply voltage is varied from 0 to 100V, then breakdown occurs in






Figure II **[GATE - 2016]** 

- (a) D1 only
  - (b) D2 only
  - (c) both D1 and D2
  - (d) none of D1 and D2
  - **6.** In the circuit shown, assume that the diodes  $D_1$  and  $D_2$  are ideal. The average value of voltage  $V_{ab}$  (in Volts), across terminals 'a' and 'b' is

connected across the load

#### [EE ESE - 2015]

- (a) Provides good regulation for all values of load
- (b) Ensure lower PIV of the diodes
- (c) Ensures lower values of capacitance in the
- (d) Reduces ripple content
- 2. A schottky diode is

[EE ESE - 2015]

- (a) A majority carrier device
- (b) A minority carrier device
- (c) A fast recovery diode
- (d) Both majority and minority carrier diode
- 3. Ripple rejection ratio of voltage regulator is the ratio of

#### [EE ESE - 2015]

- (a) Output voltage to input ripple voltage
- (b) Output power to input power of regulator
- (c) Input power to output power of regulator
- (d) Input ripple voltage to output ripple voltage
- 4. Which of the following is called 'hot carrier diode?

IEE ESE - 2015

(a) PIN diode

(b) LED

(c) Photo diode

- (d) Schottky diode
- **5.** Compared to an ordinary semiconductor diode a Schottky diode has

#### **IEE ESE - 2015**

- (a) Higher reverse saturation current and zero cut-in voltage
- (b) Higher reverse saturation current and higher cut-in voltage
- (c) Higher reverse saturation current and lower cut in voltage
- (d) Lower reverse saturation current and lower cut-in voltage

1. In an L-section filter, a bleeder resistance 6. A silicon diode is preferred to a germanium diode because o fits

[EE ESE - 2015]

- (a) Higher reverse current
- (b) Lower reverse current and higher reverse break down voltage
- (c) Higher reverse current and lower reverse break down voltage
- (d) None of the above
- 7. In a P-N junction diode under reverse bias, the magnitude of electric field is maximum at

#### [EE ESE - 2015]

- (a) The edge of the depletion region in the P
- (b) The edge of the depletion region on the N
- (c) The centre of the depletion region on the N side
- (d) The P-N junction
- **8.** A full wave rectifier uses 2 diodes. The internal resistance of each diode is  $20\Omega$ . The transformers RMS secondary voltage from centre tap to each end of secondary is 50V and the load resistance is  $980\Omega$ . Mean load current will be

[EC ESE - 2015]

(a) 45A

(b) 4.5A

(c) 45 mA

(d)  $45\mu A$ 

**9.** The increase in value of  $\beta$  of transistor can cause the fixed bias circuit to

#### [EE ESE - 2014]

- (a) Shift from saturation region to active region
- (b) Shift the operation from active mode to saturation mode
- (c) Shift the operation from saturation mode to cut off mode
- (d) Shift the operation from cut-off mode to active mode
- 10. As compared to an LED, an LCD has the distinct advantage of

ANALOG CIRCUITS GATE-2019

### CHAPTER - 2


## BJT BIASING AND SMALL SIGNAL ANALYSIS

#### 2.1 BASIC OF NETWORK


- 1. KCL
- 2. KVL
- 3. Nodal Analysis

#### Example.

 $I_1 + 2 = 6$ 



1. Voltage Divider Rule



(current in battery)

$$Z_{c}(s)=Ls=j\omega L$$

$$Z_{c}(s)=\frac{1}{S_{c}}=\frac{1}{j\omega C}$$


# - GATE QUESTIONS

1. Two identical nMOS transistors  $M_1$  and  $M_2$  are connected as shown below. The circuit is used as an amplifier with the input connected between G and S terminals and the output taken between D and S terminals,  $V_{\text{bias}}$  and  $V_D$  are so adjusted that both transistors

are in saturation. The transconductance of this combination is defined as  $g_m = \frac{\partial i_D}{\partial v_{GS}}$  while

the output resistance is  $r_{_{0}}=\frac{\partial v_{_{DS}}}{\partial i_{_{D}}}\,,$  where  $i_{D}$  is


the current flowing into the drain of  $M_2$ . Let  $g_{m1}$ ,  $g_{m2}$  be the transcondcutances and  $r_{o1}$ ,  $r_{o2}$  be the output resistance of transistors  $M_1$  and  $M_2$ , respectively



Which of the following statements about estimates for  $g_m$  and  $r_0$  is correct?

[GATE - 2018]

- (a)  $g_m \approx g_{m1}$  .  $g_{m2}$  .  $r_{02}$  and  $r_0 \approx r_{01} + r_{02}$
- (b)  $g_m \approx g_{m1} + g_{m2}$  and  $r_0 \approx r_{01} + r_{02}$
- (c)  $g_m \approx g_{m1}$  and  $r_0 \approx r_{01}$  .  $g_{m2}$  .  $r_{02}$
- (d)  $g_m \approx g_{m1}$  and  $r_0 \approx r_{02}$
- 2. In the circuit shown below, the (W/L) value for  $M_2$  is twice that for  $M_1$ . The two nMOS transistors are otherwise identical. The threshold voltage  $V_T$  for both transistors is 1.0 V. Note that  $V_{GS}$  for  $M_2$  must be > 1.0 V



Current through the nMOS transistors can be modeled as

$$I_{DS} = \mu C_{ox} \left(\frac{W}{L}\right) \left(\left(V_{GS} - V_{T}\right)V_{DS} - \frac{1}{2}V_{DS}^{2}\right) for \ V_{DS} \leq V_{GS} - V_{T}$$

$$I_{DS} = \mu C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{T}) / 2 \text{ for } V_{DS} \le V_{GS} - V_{T}$$

The voltage (in volts, accurate to two decimal places) at  $V_x$  is \_\_\_\_\_\_.

[GATE - 2018]

**3.** An npn biplar junction transistor (BJT) is operating in the active region. If the reverse bias across the base-collector junction is increased, then

[GATE - 2017]

- (a) The effective base width increase and common-emitter current gain increases
- (b) The effective base width increase and common-emitter current gain decreases
- (c) The effective base width decrease and common-emitter current gain increases
- (d) The effective base width decrease and common-emitter current gain decreases
- **4.** Consider the circuit shown in figure. Assume base to emitter voltage  $V_{BE} = 0.8V$  and common base current gain ( $\alpha$ ) of transistor is unity

**1.** A transistor is connected in CE configuration (a) 1, 2 and 4 only with  $V_{CC} = 10V$ . The voltage drop across the  $600\Omega$  resistor in the collector circuit is 0.6V. If  $\alpha = 0.98$ , the base current is nearly

[EC ESE - 2018]

(a) 6.12 mA

(b) 2.08 mA

(c) 0.98 mA

(d) 0.02 mA

2. A single stage amplifier has a voltage gain of 100. The load connected to the collector is  $500\Omega$  and its input impedance is  $1k\Omega$ . Two such stages are connected in cascade through an RC coupling. The overall gain is

[EC ESE - 2016]


(a) 10000

(b) 6666.66

(c) 5000

(d) 1666.66

3. Assuming  $V_{CE}$  (Sat) = 0.3V for a silicon transistor at ambient temperature of 25°C and  $h_{FE} = 50$ , the minimum base current  $I_B$  required to drive the transistor into saturation for the circuit shown is



[EC ESE - 2016]

(a) 64µA

(b) 78 µA

(c) 94 µA

(d) 140 uA

- 4. Which of the following regions of operations are mainly responsible for heating of the transistor under switching operation?
- 1. Saturations region
- 2. Cut off region
- 3. Transition from saturation to cut off
- 4. Transition from cut off to saturation select the correct answer using the codes given below:

[EC ESE - 2016]

- (b) 1, 3 and 4 only
- (c) 2 and 3 only
- (d) 1 and 3 only
- 5. Consider the following statements regarding linear power supply.
- 1. It requires low frequency transformer.
- 2. It requires high frequency transformer.
- 3. The transistor works in active region. Which of the above statements is/are correct?

[EC ESE - 2016]

(a) 1 only

(b) 2 and 3 only

(c) 1 and 3 only

(d) 3 only

**6.** The most commonly used configuration for use as a switching device is

[EC ESE - 2016]

- (a) Common base configuration
- (b) Common collector configuration
- (c) Collector emitter shorted configuration
- (d) Common emitter configuration
- 7. The value of  $h_{FE}$  (the hybrid parameters) of a Common - Emitter (CE) connection of a bipolar Junction Transistor (BJT) is given as 250. What is the value of  $\alpha_{dc}$  (ratio of collector current to emitter current), for this BJT?

[EC ESE - 2016]

(a) 0.436

(b) 0.656

(c) 0.874

(d) 0.996

8. The h-parameters of a CE amplifier feeding a load of  $10k\Omega$  are  $h_{ie} = 1k\Omega$ ,  $h_{fe} = 50$ ,  $h_{re} = 0$ , and  $1/h_{oe} = 40 \text{ k}\Omega$ . The voltage gain would be

[EC ESE - 2015]

(a) -40

(b) -100

(c) -400

(d) -500

- 9. Consider the following statements pertaining to frequency response of RC coupled amplifier.
- 1. Coupling capacitance affects high frequency response
- 2. Bypass capacitance affects high frequency response

### CHAPTER - 3


### FREQUENCY RESPONSE

#### 3.1 CAPACITORS

There are three types of capacitors

- 1. Coupling Capacitor
- 2. Emitter Capacitor
- 3. Junction Capacitance/ Internal Capacitance

To determine the gain of amplifier with respect to itself frequency we need to do frequency analysis of amplifier in which response of the amplifier is studied over the range of frequency.



Slope of DC Load Line = 
$$-\frac{1}{R_C}$$


Slope of AC Load Line, 
$$m = -\frac{1}{R_L} = -\left(\frac{1}{R_C} + \frac{1}{R_L}\right)$$

$$\therefore R_{L} = \frac{1}{\left(\frac{1}{R_{C}} + \frac{1}{R_{L}}\right)}$$



The slope of AC line is greater as compared to slope of DC line.

### 3.2 H-PARAMETER ANALYSIS OF BJT




$$\begin{split} &V_1 = f\left(I,\,V_2\right) \\ &I_2 = f\left(I,\,V_2\right) \\ &V_1 = h_{11}\,I_1 + h_{12}\,V_2 \\ &I_2 = h_{21}\,\,I_1 + h_{22}\,V_2 \end{split}$$

## **GATE QUESTIONS**

superheterodyne receiver, intermediate frequency is 15 MHz and the local oscillator frequency is 3.5 GHz. If the frequency of the received signal is greater than the local oscillator frequency, then the image frequency (in MHz) is

[GATE - 2016]

2. The ac schematic of an NMOS commonsource stage is shown in the figure below, where part of the biasing circuits has been omitted for simplicity. For the n-channel MOSFET M, the transconductance gm = 1 mA/V, and body effect are to be neglected. The lower cut-off frequency in Hz of the circuit is approximately at



(a) 8 (c) 50 (b) 32(d) 200

3. A bipolar transistor is operating in the active region with a collector current of 1 mA. Assuming that the  $\beta$  of the transistor is 100 and the thermal voltage  $(V_T)$  is 25 mV, the transconductance (gm) and the input resistance  $(r\pi)$  of the transistor in the common emitter configuration, are

[GATE - 2004]

(a) 
$$g_m = 25 \text{mA/V}$$
 and  $r_\pi = 15.625 \text{ k}\Omega$ 

(b) 
$$g_m = 40 \text{mA/V}$$
 and  $r_\pi = 4.0 \text{ k}\Omega$ 

(c) 
$$g_m = 25 \text{mA/V}$$
 and  $r_\pi = 2.5 \text{ k}\Omega$ 

(d) 
$$g_m = 40 \text{mA/V}$$
 and  $r_\pi = 2.25 \text{ k}\Omega$ 

4. Three identical amplifiers with each one having a voltage gain of 50, input resistance of 1 k $\Omega$  and output resistance of 250  $\Omega$ , are cascaded. The open circuit voltage gain of the combined amplifier is

[GATE - 2004]

(a) 49 dB

(b) 51 dB

(c) 98 dB

(d) 102 Db

5. An npn BJT has  $g_m=38$  mA/V,  $C_\mu=10^{-14}F$ ,  $C_\pi=4\times10^{-13}$  F, and DC current gain  $\beta_0=90$ . For this transistor  $f_T$  and  $f_B$  are

**IGATE - 20011** 

(a)  $f_T = 1.64 \times 10^8$  Hz and  $f_\beta = 1.47 \times 10^{10}$  Hz (b)  $f_T = 1.47 \times 10^{10}$  Hz and  $f_\beta = 1.47 \times 10^{10}$  Hz (c)  $f_T = 1.33 \times 10^{12}$  Hz and  $f_\beta = 1.47 \times 10^{10}$  Hz (d)  $f_T = 1.47 \times 10^{10}$  Hz and  $f_\beta = 1.33 \times 10^{12}$  Hz

6. An amplifier is assumed to have a single-pole high-frequency transfer function. The rise time of its output response to a step function input is 35 nsec. The upper-3 dB frequency (in MHz) for the amplifier to a sinusoidal input is approximately at

[GATE - 1999]

(a) 4.55

(b) 10

(c) 20

(d) 28.6

7. An npn transistor (with C = 0.3 pF0 has unity - gain cutoff frequency fT of 400 \*\*\* at a dc bias current Ic = 1 mA. The value of its  $C\mu$  (in pF) is approximately (VT = 26 m\*\*) is

[GATE - 1999]

(a) 15 pF

(b) 12 pF

(c) 17 pF

(d) 10 pF

**8.** The fT of a BJT is related to its gm,  $C\pi$  and Cu as follows

[GATE - 1996]

(a) 
$$f_T = \frac{C_{\pi} + C_{\mu}}{g_{m}}$$

(a) 
$$f_T = \frac{C_{\pi} + C_{\mu}}{g_m}$$
  
(b)  $f_T = \frac{2\pi(C_{\pi} + C_{\mu})}{g_m}$ 

frequencies. This is due to

**IEC ESE-20181** 

- (a) Coupling and bypass capacitors
- (b) Early effect
- (c) Inter electrode transistor capacitances
- (d) The fact that reactance becomes high
- 2. The n-p-n transistor made of silicon has a DC base bias voltage 15 V and an input base resistor 150 K $\Omega$ . Then the value of the base current into the transistor is

[EC ESE-2017]

- (a)  $0.953 \mu A$
- (b) 9.53µA
- (c) 95.3µA
- (d) 953µA
- 3. The capacitance of a full wave rectifier, with 60hz input signal, peak output voltage  $V_p = 10v$ , load resistance  $R = 10k\Omega$  and input ripple voltage  $V_r = 0.2V$ , is

**IEC ESE - 2016** 

- (a)  $22.7 \mu F$
- (b)  $33.3 \mu F$
- (c)  $41.7 \mu F$
- (d)  $83.4 \mu F$
- **4.** A full wave rectifier connected to the output terminals of the mains transformer produces and RMS voltage of 18V across the secondary. The no - load voltage across the secondary of the transformer is

[EC ESE - 2016]

- (a) 1.62 V
- (b) 16.2 V
- (c) 61.2 V
- (d) 6.12 V
- 5. A power supply uses bridge rectifier with capacitor input filter. If one of the diodes is defective, then
- 1. The dc load voltage will be lower than it expected value.
- 2. Ripple frequency will be lower than its expected value.
- 3. The surge current will increase manifold Which of the above statements are correct?

**IEC ESE - 2015** 

- (a) 1 and 2 only
- (b) 1 and 3 only
- (c) 2 and 3 only
- (d) 1, 2 and 3

1. The gain of a bipolar transistor drops at high 6. In an L-section filter, a bleeder resistance is connected across the load to

[EC ESE - 2015]

- (a) Provide good regulation for all values of
- (b) Ensure lower PIV of the diodes
- (c) Ensure lower values of capacitance in the filter
- (d) Reduce ripple content
- 7. In a voltage regulator, zener diode is
- 1. connected in series with filter output
- 2. Forward biased
- 3. Connected in parallel with filter output
- 4. Reversed biased


Which of the above are correct

[EC ESE - 2015]

- (a) 1 and 2
- (b) 3 and 4
- (c) 1 and 4
- (d) 2 and 3
- 8. With the increase of reverse bias in a p-n diode, the reverse current

[EC ESE - 2013]

- (a) Decreases
- (b) Increases
- (c) Remains constant
- (d) May increase or decrease depending upon doping
- 9. The transistor as shown in the circuit is operating in:



- (a) Cut off region
- (b) Saturation region
- (c) Active region
- (d) Either in active or saturation region

ANALOG CIRCUITS GATE-2019


#### **CHAPTER - 4**

### OPERATIONAL AMPILIFIER AND APPLICATIONS

#### 4.1 INTRODUCTION

Operational amplifier is a d.c. coupled high gain voltage amplifier.

Operational amplifier is available in IC form and it can be obtained in 7 pin ICs or more than 14 pin IC's and many more.




v<sup>+</sup> and v<sup>-</sup> are d.c. supplies


v<sup>+</sup> and v<sup>-</sup> are the two dc power supplies which are necessary for its working.

 $\mathbf{v}_{id} = \mathbf{v}_{+} - \mathbf{v}_{-}$ 

#### 4.1.1 Mathematical Model of Op-amp



Op-amp is design to sense the difference between voltage signal to applied between its two input signal.



 $v_1$  and  $v_2$  are the voltage applied w.r.t ground.


If 
$$v_1 = v_2 = v : v_0 = Av [v - v] = 0$$
.

If we provide same input at both end then the output will be zero ideally.

Hence in ideal op-amp common voltage should be zero.

## **GATE QUESTIONS**

1. In the circuit shown below, the op-amp is ideal and Zener voltage of the diode is 2.5 volts. At the input, unit step voltage is applied i.e. $v_{IN}(t) = u(t)$  volts. Also at t = 0, the voltage across each of the capacitors is zero




The time t, in milliseconds, at which the output voltage v<sub>OUT</sub> crosses -10 V is

[GATE - 2018]

- (a) 2.5
- (b) 5
- (c) 7.5
- (d) 10


2. In the voltage reference circuit shown in the figure, the op-amp is ideal and transistors  $Q_1$ ,  $Q_2$ ....., Q<sub>32</sub> are identical in all respects and have infinitely large values of common-emitter current gain (β). The collector current (I<sub>c</sub>) of the transistors is related to their base emitter voltage  $(V_{BE})$  by the relation  $I_C = I_S \exp (V_{BE}/V_T)$ ; where I<sub>s</sub> is the saturation current. Assume that the voltage V<sub>p</sub> shown in the figure is 0.7V nad the thermal voltage  $V_T = 26 \text{mV}$ 



The output voltage Vout (in volts) is

[GATE - 2017]

3. Consider the constant current source shown in the figure below. Let  $\beta$  represent the current gain of the transistor



The load current I<sub>0</sub> through RL is

[GATE - 2017]


(a) 
$$I_0 = \left(\frac{\beta+1}{\beta}\right) \frac{V_{\text{ref}}}{R}$$
 (b)  $I_0 = \left(\frac{\beta}{\beta+1}\right) \frac{V_{\text{ref}}}{R}$ 

(b) 
$$I_0 = \left(\frac{\beta}{\beta + 1}\right) \frac{V_{ref}}{R}$$


(c) 
$$I_0 = \left(\frac{\beta+1}{\beta}\right) \frac{V_{ref}}{2R}$$

$$\left(\frac{\beta+1}{\beta}\right)\frac{V_{\text{ref}}}{2R}$$
 (d)  $I_0 = \left(\frac{\beta}{\beta+1}\right)\frac{V_{\text{ref}}}{2R}$ 

4. The following signal V<sub>i</sub> of peak voltage 8V is applied to the non-inverting terminal of an ideal Opamp. The transistor has  $V_{BE} = 0.7V$ ,  $\beta = 100$ ;  $V_{LED} = 1.5V$ ,  $V_{CC} = 10V$  and  $-V_{CC} = -10V$ .



1. If the input (V<sub>in</sub>) to the circuit is a sine wave, | 5. In an Op-Amp, if the feedback voltage is the output will be



**IEE ESE - 2017** 

- (a) Half-wave rectified sine wave
- (b) Full-wave rectified sine wave
- (c) Triangular wave
- (d) Square wave
- 2. If an input impedance of op-amp is finite, then which one of the following statements related to virtual ground is correct?

[EE ESE - 2017]

- (a) Virtual ground condition may exist
- (b) Virtual ground condition cannot exist
- (c) In case of op-amp, virtual ground condition always exists
- (d) Cannot make a valid declaration
- 3. Hysteresis is desirable in a Schmidt-trigger because

[EE ESE - 2017]

- (a) Energy is to be stored/discharged in parasitic capacitances
- (b) Effects of temperature variations would be compensated
- (c) Devices in the circuit should be allowed time for saturating and dee-saturation
- (d) It would prevent noise from causing false triggering
- 4. An Op-Amp can be connected to provide
- 1. Voltage controlled current source
- 2. Current controlled voltage source
- 3. Current controlled current source which of the above statements are correct?

[EE ESE - 2016]

- (a) 1 and 2 only
- (b) 1 and 3 only
- (c) 2 and 3 only
- (d) 1, 2 and 3

- reduced by connecting a voltage divider at the output. Which of the following will happen?
- 1. Input impedance increases
- 2. Output impedance reduces
- 3. Overall gain increases

Which of the above statements is/are correct?

[EE ESE - 2016]

- (a) 1 only
- (b) 2 only
- (c) 3 only
- (d) 1, 2 and 3
- **6.** The transient response rise time (unity gain) of an Op-Amp is 0.05 µs. The small signal bandwidth is

[EE ESE - 2016]

- (a) 7 kHz
- (b) 20 kHz
- (c) 7 MHz
- (d) 20MHz
- 7. A negative feedback of  $\beta = 2.5 \times 10^{-3}$  is applied to an amplifier of open - loop gain 1000. What is the change in overall gain of the feedback amplifier, if the gain of the internal amplifier is reduced by 20%?

[EE ESE - 2016]

- (a) 295.7
- (b) 286.7
- (c) 275.7
- (d) 266.7
- 8. Statement (I): An ideal op- amp should have infinite bandwidth

Statement II: An ideal op amp should have infinite input resistance and zero output resistance

[EE ESE - 2015]

#### **Codes:**

- (a) Both Statement (I) and Statement (II) are individually true and Statement (II) is the correct explanation of Statement (I)
- (b) Both statement (I) and Statement (II) are individually true but statement (II) is not the correct explanation of statement (I)
- (c) Statement (I) is true but statement (II) is false
- (d) Statement(I) is false but statement (II) is true

ANALOG CIRCUITS GATE-2019

### **CHAPTER - 5**

### FEEDBACK AMPLIFIER AND OSCILLATOR

#### 5.1 FEEDBACK ARE OF TWO TYPES

- 1. Regenerative feedback [+ve (oscillators) feedback]
- 2. Degenerative feedback [-ve (amplifier) feedback]


In amplifier design negative feedback is applied to effect one or more of the following property Feedback in practical case is never 100%.

Feedback decide the fraction of output which is given back to the input.

#### 5.1.1 General structure of the feedback


- 1. Gain =  $\frac{\text{output}}{\text{input}}$   $\Rightarrow$  finite [for all practical stable system]
- 2. Gain = finite  $\rightarrow$  mean output following input
- 3. Gain  $\Rightarrow \infty \Rightarrow \frac{\text{finite}}{\text{zero}} \rightarrow \frac{\text{output}}{\text{input}} \Rightarrow \text{unstable system}$

If gain is finite then output is finite for zero input. If this arrangement is intended arrangement then the system arrangement is stable. If the gain f the system become finite by chance then the system is unstable became the system with  $\infty$  gain are not practical possible.




## - GATE QUESTIONS

1. In the table multivibrator circuit shown in the figure, the frequency of oscillation (in kHz) at the output pin 3 is



2. The circuit shown in the figure has an ideal

opamp. The oscillation frequency and the condition to sustain the oscillations, respectively, are



[GATE - 2015]

(a) 
$$\frac{1}{CR}$$
 and  $R_1 = R_2$ 

(b) 
$$\frac{1}{CR}$$
 and  $R_1 = 4R_2$ 

(c) 
$$\frac{1}{2CR}$$
 and  $R_1 = R_2$ 

(d) 
$$\frac{1}{2CR}$$
 and  $R_1 = 4R_2$ 

**3.** The desirable characteristics of a transconductance amplifier are

[GATE - 2014]


(a) High input resistance and high output resistance

(b)High input resistance and low output resistance

(c)Low input resistance and high output resistance

(d)Low input resistance and low output resistance

**4.** The feedback topology in the amplifier circuit (the base bias circuit is not shown for simplicity) in the figure is



[GATE - 2014]

- (a) Voltage shunt feedback
- (b) Current series feedback
- (c) Current shunt feedback
- (d) Voltage series feedback
- **5.** In the ac equivalent circuit shown in the figure, if  $i_{in}$  is the input current and  $R_F$  is very large, the type of feedback is

1. An amplifier, without feedback, has a gain A. 1. The tank circuit of a Hartley oscillator is distortion is reduced to 2% with negative inductor. feedback (feedback factor  $\beta = 0.03$ ). The values of A and A'(i.e, the gain with feedback) are, respectively, nearly

[EC ESE - 2018]

(a) 133.3 and 18.5

(b) 133.3 and 26.7

(c) 201.3 and 26.7

(d) 201.3 and 18.5

2. In a sinusoidal oscillator, sustained oscillator will be produced only if the loop gain (at the oscillation frequency) is

[EC ESE - 2016]

- (a) Less than unity but not zero
- (b) Zero
- (c) Unity
- (d) Greater than unity
- 3. Consider the following statements regarding Wien Bridge oscillator:
- 1. It has a larger banwidth than the phase shift oscillator
- 2. It has a smaller bandwidth than the phase shift oscillator
- 3. It has 2 capacitor while the phase shift oscillator has 3 capacitors.
- 4. It has 3 capacitors while the phase shift oscillator has 2 capacitors.

Which of the above statements are correct?

[EC ESE - 2016]

(a) 1 and 3 only

(b) 2 and 4 only

(c) 1 and 4 only

(d) 2 and 3 only

**4.** If the quality factor of a single-tuned amplifier is doubled, the bandwidth will

[EC ESE - 2016]

- (a) Remain the same
- (b) Become ball
- (c) Become double
- (d) Become four times
- 5. Consider the following statements related to oscillator circuits.

- The distortion at full output is 10%. The made up of a tapped capacitor and a common
  - 2. The than circuit of a Colpitts oscillator is made up of a tapped capacitor and a common oscillator.
  - 3. The wien bridge oscillator is essentially a two -stage amplifier with an RC bridge in the first stage and the second stage serving as an inverter.
  - 4. Crystal oscillators are fixed frequency oscillators with a high Q - factor.

Which of the above statements are correct?

[EC ESE - 2016]

(a) 1, 2 and 3 only

(b)  $\overline{2}$ , 3 and 4 only

(c) 1, 2 and 4 only

- (d) 1, 3 and 4 only
- **6.** A negative feedback of  $\beta = 2.5 \times 10^{-3}$  is applied to an amplifier of open-loop gain 1000. What is the change in overall gain of the feedback amplifier, if the gain of the internal amplifier is reduced by 20%?

[EE ESE - 2016]

(a) 295.7

(b) 286.7

(c) 275.7

(d) 266.7

7. In order to generate a square wave form a sinusoidal input signal, one can use

[EE ESE - 2015]

- 1. Schmitt trigger circuit
- 2. Clippers and amplifiers
- 3. Monostable multivibrator

Which of the above statements are correct?

- (a) 1, 2 and 3
- (b) 1 and 2 only
- (c) 1 and 3 only
- (d) 2 and 3 only
- 8. In a voltage-series feedback amplifier with open loop gain  $A_v$  and the feedback factor  $\beta$ , the input resistance becomes


[EE ESE - 2015]

## CHAPTER - 6

### **POWER AMPLIFIERS**

#### 6.1 POWER AMPLIFIER/LARGE SIGNAL AMLIFIER

- 1. It is the last stage in multistage amplifier.
- 2. It is defined as ability of amplifier to convert available output dc power into ac power with the application of input signal.



#### **6.2 HARMONIC DISTORTION**

- 1. In a power amplifier, signal amplitudes is very large. Hence signal is operated in linear & non-linear portion of input characteristics. So we get harmonics in output and harmonic distortion is present at output.
- 2. It is a non-linear distortion.
- 3. Fourier series expansion of collator current of power transistor is:

$$i_c = I_c + B_0 + B_1 \cos \omega t + B_2 \cos 2\omega t + \dots$$


where  $I_c + B_0$  is DC

B<sub>1</sub>cosωt is fundamental

B<sub>2</sub>cos2ωt is harmonics

#### 6.3 CLASSIFICATION OF OUTPUT STAGE

Output stages are classified according to the collector current wave form that result when an input is applied



Second harmonic distortion,  $D_2 = \frac{B_2}{B_1}$ 

Third harmonic distortion,  $D_3 = \frac{B_3}{B_1}$ 

AC power output due to fundamental component

$$P_{ac} = I_{rms}^2 R_0 = \left(\frac{B_1^2}{2}\right) R_0 \Rightarrow P_0$$

# — GATE QUESTIONS

**1.** Which one of the following statements is correct about an ac-coupled common-emitter amplifier operating in the mid band region?

[GATE - 2016]

- (a) The device parasitic capacitances behave like open circuits, whereas coupling and bypass capacitances behave like short circuits.
- (b) The device parasitic capacitances coupling capacitances and bypass capacitances behave like open circuits.
- (c) The device parasitic capacitances, coupling capacitances and bypass capacitances behave like short circuits.
- (d) The device parasitic capacitances behave like short circuits, whereas coupling and bypass capacitances behave like open circuits.
- **2.** Crossover distortion behavior is characteristic of


[GATE - 1999]

- (a) Class A output stage
- (b) Class B output stage
- (c) Class AB output stage
- (d) Common-base output stage
- 3. A power Amplifier delivers 50 W output at 50% efficiency. The ambient temperature is 25°C. If the maximum allowable junction temperature is 150°C, then the maximum thermal resistance  $\theta g_c$  that can be tolerated is

**IGATE - 1995**]

4. The circuit shown in the figure supplies power to on  $8\Omega$  speaker, LS. The values of  $I_C$  and  $V_{CE}$  for this circuit will be  $I_C =$  \_\_\_\_ and  $V_{CE}$ 

[GATE - 1995]



**5.** A class-A transformer coupled, transistor power Amplifier is required to deliver a power output of 10 watts. The maximum power Rating of the transistor should not be less than

[GATE - 1994]

- (a) 5W
- (b) 10W
- (c) 20W
- (d) 40W

6. In a transistor push-pull Amplifier

[GATE - 1993]

- (a) There is no d.c. present in the output
- (b) There is no distortion in the output
- (c) There is no even harmonics in the output
- (d) There is no add harmonics in the output
- 7. In case of class A amplifiers the ratio (efficiency of transformer coupled amplifier)/(efficiency of a transformer less amplifier) is

[GATE - 1987]

(a) 2.9

(b) 1.36

- (c) 1.0
- (d) 0.5

## - SEE OBJ QUESTIONS

1. The Class-B- pull amplifier is an efficient two-transistor circuit, in which the two transistors operate in the following way:

5. A power amplifier with a gain of 100∠0° has an output of 12v at 1.5 kHz along with a second harmonic content of 25 percent. A negative

[EE ESE - 2016]

- (a) Both transistors operate in the active region throughout the negative ac cycle
- (b) Both transistors operate in the active region for more than half cycle but less than a whole cycle
- (c) One transistor conducts during the positive half-cycle and the other during the negative half-cycle
- (d) Full supply voltage appears across each of the transistors
- 2. Which of the following is the principal factor that contributes to the doubling of the conversion efficiency in a transformer coupled amplifier?

[EE ESE - 2015]

- (a) Reducing the power dissipated in the transistor
- (b) Eliminating the power dissipation in the transformer
- (c) Elimination of dc power dissipated in the load
- (d) Impedance matching of the transformer
- **3.** A power amplifier operated from 12v battery gives an output of 2W. The maximum collector current in the circuit is

**IEC ESE - 2015** 

- (a)  $166.7 \, \mu A$
- (b) 166.7mA
- (c) 166.7 mA
- (d) 16.67 mA
- **4.** For a transformer, the load connected to the secondary has an impedance of  $8\Omega$ . Its reflected impedance on primary is observed to be  $648\Omega$ . The turns ratio of this transformer is

[EE ESE - 2014]

- (a) 6:1
- (b) 10:1
- (c) 9:1
- (d) 8:1

**5.** A power amplifier with a gain of  $100\angle0^\circ$  has an output of 12v at 1.5 kHz along with a second harmonic content of 25 percent. A negative feedback is to be provided to reduce the harmonic content of the output to 2.5 percent. What should be the gain of the feedback path and the level of signal input to the overall system, respectively?

[EE ESE - 2014]

- (a) 0.9 and 0.12 V
- (b) 0.9 and 12 V
- (c) 0.09 and 1.2 V
- (d) 9 and 0.12V
- **6.** An output signal of a power amplifier has amplitudes of 2.5 V fundamental, 0.25 V, second harmonic and 0.1 V third harmonic. The total percentage harmonic distortion of the signal is

[EC ESE - 2012]

- (a) 12.8%
- (b) 10.8%
- (c) 6.4%
- (d) 1.4%
- 7. The second-harmonic component in the output of a transistor amplifier, without feedback, is  $B_2$ . The second harmonic component, with negative feedback  $B_2$ ' is equal to (where A = Amplifier gain and  $\beta = feedback$  factor).

[EC ESE - 2012]

- (a)  $\frac{B_2}{1 + AB}$
- (b)  $B_2 (1 + A\beta)$
- (c)  $\frac{B_2}{\beta}$
- (d)  $\frac{B_2}{A\beta}$
- **8. Statement (I)**: Much of the distortion introduced in large signal amplifiers is eliminated by push –pull circuit

**Statement (II)**: The signals applied to the two transistors applied to the two transistors in push-pull mode are 180° out of phase


[EE ESE - 2012]


### **CHAPTER - 7**

### **DIFFERENTIAL AMPLIFIERS**


### 7.1 DIFFERENTIAL AMPLIFIER (BJT PAIR)

It is also known as emitter coupled differential amplifier. It consist of 2 matched transistor  $Q_1$  and  $Q_2$ , whose emitters are joined together.






$$\begin{split} \frac{v_{cc} - v_{c1}}{R_c} &= I_{c_1} \\ v_{cc} - I_{c1} R_c &= v_{c1} \\ v_{cc} - I_{c2} R_c &= v_{c2} \end{split}$$



1. The magnitude of the gain  $\frac{V_0}{V_i}$  in the

inverting op-amp circuit shown in the figure is x with switch S open. When switch S is closed, the magnitude of the gain will be



[EE ESE - 2018]

(a) x

(b)  $\frac{x}{2}$ 

(c) 2x

- (d)  $\frac{2}{x}$
- 2. An op-amp is used in a notch filter. The notch frequency is 2 kHz, lower cut-off frequency is 1.8 kHz and upper cut-off frequency is 2.2 kHz. Then Q of the notch filter is


[EE ESE - 2018]

- (a) 3.5
- (b) 4.0
- (c) 4.5
- (d) 5.0
- 3. In op-amp based inverting amplifier with a gain of 100 and feedback resistance of  $47k\Omega$ , the op amp input offset voltage is 6 mV and input bias current is 500 nA. The output offset voltage due to an input offset voltage and an input bias current, are

[EE ESE - 2018]

- (a) 300 mV and 23.5 mV
- (b) 606 mV and 47.0 mV

- (c) 300 mV and 47.0 mV
- (d) 606 mV and 23.5 mV
- **4.** What is the gain of the amplifier circuit as shown in the figure?



[EE ESE - 2018]

- (a) 255 (c) -31
- (b) 31 (d) –255
- 5. Statement (I):

In ideal case, the inverting and non-inverting input terminals of an operational amplifier are almost at the same potential.

#### Statement (II):

It is common practice to connect the inverting and non – inverting terminals to the same point.

#### **Codes:**


[EE ESE - 2018]

- (a) Both Statement (I) and Statement (II) are individually true and Statement (II) is the correct explanation of Statement (I)
- (b) Both Statement (I) and Statement (II) are individually true but Statement (II) is not the correct explanation of Statement (I)
- (c) Statement (I) is true but Statement (II) is false
- (d) Statement (I) is false but Statement (II) is true

### **CHAPTER - 8**

### FET AND MOSFET

#### 8.1 INTRODUCTION



$$\omega_{\text{dep}} = \left[\frac{2 \in \left[\frac{1}{\text{q}} \left[\frac{1}{N_{\text{A}}} + \frac{1}{N_{\text{B}}}\right] \left[v_{\text{bi}} + v_{\text{R}}\right]^{Y_{2}}\right]^{1/2}\right]$$


 $\omega_{dep}$  = Basic depletion with standard formula  $v_{bi}$  = Built in potential or contact potential

$$v_{bi} = V_T \ln \left[ \frac{N_A N_D}{n_i} \right]$$

 $v_R$  = applied reverse biased

#### 8.1.1 Field Effect Transistor is an unpolar device

- 1. JFET-n-type and p-type
- 2. MOSFET
- (i) Depletion type MOSFET-n type and p type
- (ii) Depletion Enhancement type MOSFET-n type and p type



- 3. FET is a unipolar device because the current conduct only due to majority carrier this is known as the field effect transistor.
- 4. It is field effect transistor that is in which current is controlled by electric field and there is not leakage current and it is less noisy as compared to BJT.
- 5. Source, Drain and Gate are these Basic terminal of any FET device.

#### **8.1.2 Source**

It is the terminal through which majority carriers enter the bar-since carrier come from it ie why is called as source.

#### 8.1.3 **Drain**

It is the terminal through which majority carrier leaves the channel. They are drain out from this terminal.

## **GATE QUESTIONS**


1. An n-channel enhancement mode MOSFET (c) Linear, Saturation is biased at VBS > VTH and VDSD > (VBS -VTH), where VGS is the gate to source voltage, VDS is the drain to source voltage and VTH is the threshold voltage. Considering channel length modulation effect to be significant, the MOSFET behaves as a

[GATE - 2017]

- (a) Voltage source with zero output impedence
- (b) Voltage source with non-zero output impedence
- (c) Current source with finite output impedence
- (d) Current infinite output source with impedence
- 2. A MOS capacitor is fabricated on p-type Si (silicon) where the metal work function is 4.1eV and electron affinity of Si is 4.0eV,  $E_C - E_F =$ 0.9eV; where E<sub>C</sub> and E<sub>F</sub> are conduction band minimum and the Fermi energy levels of Si, respectively. Oxide  $\varepsilon_r = 3.9$ ,  $\varepsilon_0 = 8.85 \times 10^{-14}$ F/cm, oxide thickness  $t_{ox} = 0.1 \mu m$  and electron charge  $q = 1.6 \times 10^{-19}$  C. If the measured flat band voltage of this capacitor is -1V, then the magnitude of the fixed charge at the oxide semiconductor interface, in nC/cm+, is

[GATE - 2017]

3. Assuming that transistors  $M_1$  and  $M_2$  are identical and have a threshold voltage of 1V, the state of transistors M<sub>1</sub> and M<sub>2</sub> are respectively



- (a) Saturation, Saturation
- (b) Linear, Linear


- (d) Saturation, Linear
- **4.** In the circuit shown, transistor  $Q_1$  and  $Q_2$  are biased at a collector current of 2.6mA. Assuming the transistor current gains are sufficiently large to assume collector current equal to emitter current and thermal voltage of 26mV, the magnitude of voltage gain V<sub>0</sub>/V<sub>s</sub> in the mid band frequency range is (up to second decimal place).

[GATE - 2017]

- 5. Consider the following statements for a metal oxide semiconductor field after effect transistor (MOSFET)
- P: As channel length reduces, OFF-state current
- Q: As channel length reduces, output resistance increases
- R: As channel length reduces, threshold voltage remains constant
- S: As channel reduces, ON current increases Which of the above statements are **INCORRECT?**

[GATE - 2017]

- (a) P and O
- (b) P and S
- (c) Q and R (d) R and S
- 6. What is the voltage V<sub>out</sub> in the following circuit?



1. When the drain voltage in an n- MOSFET is | (c) | 775  $\Omega$ negative, it is operating in

- (a) Active region
- (b) Inactive region
- (c) Ohmic region
- (d) Reactive region
- 2. Consider the following statements regarding a differential amplifier using an FET pair, the differential output offset voltage is due to
- 1. Mismatch between FET parameters
- 2. Difference between the values of resistors used in the circuit even through they are marked nominally equal
- 3. Variation in the operating voltage of the circuit

Which of the above statements are correct?

#### **IEE ESE - 2014**

- (a) 1, 2 and 3
- (b) 2 and 3 only
- (c) 1 and 3 only
- (d) 1 and 2 only
- 3. Statement (I): MOSFET's are intrinsically faster than bipolar devices

Statement (II): MOSFETs have excess minority carrier

#### [EE ESE - 2013]

- (a) Both statement(I) and statement (II) are individually true and statement (II) is the correct explanation of statement (I)
- (b) Both statement(I) and statement (II) are individually true but statement (II) is not the correct explanation of statement (I)
- (c) Statement (I) is true but statement (II) is false
- (d) Statement (I) is false but statement (II) is true
- The value of the capacity reactance obtainable from a reactance FET whose g<sub>m</sub> is 12 rms when the gate-to-source resistance is 1/9 of the reactance of the gate-to-drain capacitor at frequency 5MHz is

[EE ESE - 2013]

(a)  $650\Omega$ 

(b)  $750\Omega$ 

- (d)  $800\Omega$
- [EE ESE 2015] 5. The following statements refer to an nchannel FET operated in the active region
  - 1.The gate voltage V<sub>GS</sub> reverse biases the junction
  - 2. The drain voltage V<sub>DD</sub> is negative with respect to the source
  - 3. The current in the n channel is due to electrons
  - 4. Increasing in the reverse bias V<sub>GS</sub> increase the cross section for conduction

#### [EE ESE - 2013]

- (a) 1 and 2
- (b) 1 and 3
- (c) 2 and 3
- (d) 3 and 4
- 6. The regions of operation of MOSFET to work as a linear resistor and linear amplifier are

#### [EE ESE - 2013]

- (a) Cut off and saturation respectively
- (b) Triode cut off respectively
- (c) Triode and saturation respectively
- (d) Saturation and triode respectively
- 7. Statement (I): Most JFETs are designed to work in depletion mode

Statement (II): Depletion mode takes advantage of very high input resistance of reverse biased state

#### [EE ESE - 2012]

- (a) Both statement(I) and statement (II) are individually true and statement (II) is the correct explanation of statement (I)
- (b) Both statement(I) and statement (II) are individually true but statement (II) is not the correct explanation of statement (I)
- (c) Statement (I) is true but statement (II) is false
- (d) Statement (I) is false but statement (II) is true

## **About ECG Publications**

Engineers Career Group provides you a wide range of Printed Study Material designed specially for ESE, GATE & SSC-JE Preparation. Includes Mock Tests, Sample Papers, Previous Year Papers with Topic-Wise Solutions. Check it out today.

### **Our Technical & Non-Technical Books**

## ESE (4 STREAMS) | GATE (5 STREAMS) | SSC-JE (3 STREAMS)























