



# 2018 GRATE Graduate Aptitude Test in Engineering

# **Electronics** Engineering

## **Electronics Devices & Circuits**

Includes Detailed Theory Solved Workbook Practice Assignments Previous Year Questions With Chapter Wise Solutions And much more ...



# **GATE** 2019

# ELECTRONIC DEVICES AND CIRCUITS

## **ELECTRONICS ENGINEERING**





#### A Unit of ENGINEERS CAREER GROUP

Head Oce: S.C.O-121-122-123, 2nd Floor, Sector-34/A, Chandigarh-160022Website:www.engineerscareergroup.inToll Free: 1800-270-4242E-Mail:ecgpublicaons@gmail.comIinfo@engineerscareergroup.ininfo@engineerscareergroup.in

**GATE-2019:** Electronic Devices & Circuits | Detailed theory with GATE & ESE previous year papers and detailed solu ons.

©Copyright @2016 by ECG Publica ons (A unit of ENGINEERS CAREER GROUP)

All rights are reserved to reproduce the copy of this book in the form storage, introduced into a retrieval system, electronic, mechanical, photocopying, recording, screenshot or any other form without any prior wri en permission from ECG Publica ons (A Unit of ENGINEERS CAREER GROUP).

First Edi on: 2016

Price of Book: INR 450/-

**ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) collected and proving data like: theory for di erent topics or previous year solu ons very carefully while publishing this book. If in any case inaccuracy or prin ng error may nd or occurred then **ECG PUBLICATIONS** (A Unit of ENGINEERS CAREER GROUP) owes no responsibility. The sugges ons for inaccuracies or prin ng error will always be welcome by us.

# CONTENTS

	CHAPTER	PAGE
1.	SEMICONDUCTOR PHYSICS	1-54
2.	DIODES	55-157
3.	BIPOLAR TRANSISTOR	158-206
4.	FIELD – EFFECT TRANSISTOR (FET)	207-258
5.	INTEGRATED CIRCUIT FABRICATION	259-274

#### SEMICONDUCTOR PHYSICS

#### CHAPTER - 1 SEMICONDUCTOR PHYSICS

#### 1.1 DE BROGLIE'S Concept of Matter Waves

According to DE BROGLIE'S hypothesis a moving particle is associated with a wave called De Broglie wave. The wavelength of matter wave is given by:

$$\lambda = \frac{h}{mv} = \frac{h}{p}$$

h is Plank's constant =  $6.64 \times 10^{-34}$  Joules / sec

mass of electrons =  $9.1 \times 10^{-31}$  kg

v is velocity of moving particle

p is momentum of electron

#### **1.2 ENERGY BANDS IN SOLIDS**

- 1. Forbidden energy gap
- 2. Valance band
- 3. Conduction band

#### 1. Forbidden Energy Gap

The separation between the conduction band and valance band is known as forbidden energy gap. In this region no electrons are present.

#### 2. Valance Band

It is defined as a band which is occupied by valance electrons or a band having highest occupied band energy.



If sufficient energy is given to electrons in valance band, some of free electrons left valance band which are responsible for conduction of current.

#### 3. Conduction Band

It is defined as the lowest unfilled energy band. Electrons from valance band reach the conduction band, called as conduction electrons; they form conduction of current in conductor.





exactly the same properties except that material A has a band gap of 1.0 eV and material B has a band gap energy of 1.2 eV. The ratio of intrinsic concentration of material A to that of material B is

Solution.

$$\frac{n_{iA}^{2}}{n_{iB}^{2}} = \frac{e^{\frac{-EgA}{kT}}}{e^{\frac{-EgB}{kT}}} = e^{-\frac{EgA+EgB}{kT}}$$
$$= e^{-\frac{[1-102]}{0.026}} = 2257.5$$
$$\Rightarrow \frac{n_{iA}^{2}}{n_{iB}^{2}} = 2257.5 \Rightarrow \frac{n_{iA}}{n_{iB}} = 47.5$$

Example 2. Find the numerical value of effective density of state function in the conduction band for a semiconductor with effective mass of an electron is 1.5 times the mass of free electrons i.e. 1.5 m<sub>o</sub>, where m<sub>o</sub> is the mass of free electrons.

Solution.  $m_{a} = 1.5 m_{a}$ 

 $m_0 = 9.1 \times 10^{-31} \text{ kg}$  $\therefore m_e = 1.5 \times 9.1 \times 10^{-31}$ 

 $= 13.65 \times 10^{-31} \text{ kg}$ 

T = 300 K

h = planks constant $= 6.64 \times 10^{-34} \text{ J/sec}$ 

$$\overline{k} = 1.38 \times 10^{-23}$$
 Joules /° K

$$N_{i} = 2 \left( \frac{2\pi m_{e} \bar{k} T}{h^{2}} \right)^{3/2}$$
$$= 2 \left[ \frac{2\pi \times 13.65 \times 10^{-31} \times 1.38 \times 10^{-23} \times 300}{(6.64 \times 10^{-34})^{2}} \right]^{3/2}$$
$$N_{e} = 4.57 \times 10^{19} / \text{ cm}^{3}$$

Example 1. Two semiconductor materials have Example 3. A silicon sample is uniformly doped with 10<sup>16</sup> phosphorus atoms/cm<sup>3</sup> and  $2 \times 10^{16}$  boron atoms/cm<sup>3</sup>. If all the dopants are fully ionized, the material is of which type and what is its carrier concentration?

#### Solution.

Phosphorus atoms concentration

 $n \cong N_D = 10^{16} \text{ atoms/cm}^3$ .

Boron atoms concentration  $p \cong N_A = 2 \times 10^{16}$ atoms/cm<sup>3</sup>

 $\therefore N_A >> N_D$ 

:. p-type with carrier concentration of  $N_{A} - N_{D} = 10^{16} / cm^{3}$ 

Example 4. Intrinsic carrier concentration of silicon (energy band gap is 1.12 eV at 300 K) is  $1.5 \times 10^{10}$  / cm<sup>3</sup>. Calculate n<sub>i</sub> at 400 K. Given that  $k = 8.62 \times 10^{-5} \text{ eV} / ^{\circ} \text{ K}$ .

#### Solution.

Case-1. at 300 K Eg

$$n_{i}^{2} = AT^{3}e^{-\frac{112}{kT}}$$

$$n_{i}^{2} = A(300)^{3}e^{-\frac{1.12}{8.62 \times 10^{-5} \times 300}}$$

$$n_{i}^{2} = A(27 \times 10^{6})e^{-43} \qquad \dots(i)$$

**Case-2.** at T = 400 K $n_{i1}^2 = A(400)^3 e^{-8.62 \times 10^{-5} \times 400}$  $= A(64 \times 10^6)e^{-32}$ ...(ii)

From (i) and (ii)  

$$\frac{n_i^2}{(27 \times 10^6)e^{-43}} = \frac{n_{i1}^2}{(64 \times 10^6)e^{-32}}$$

$$n_{i1}^2 = \frac{n_i^2 \times (64 \times 10^6)e^{-32}}{(27 \times 10^6)e^{-32}}$$

$$=\frac{(1.5\times10^{10})^2(64\times10^6)e^{-32+43}}{(27\times10^6)}$$

-

**ECG PUBLICATIONS** A unit of ENGINEERS CAREER GROUP

specimen?





#### **ELECTRONIC DEVICES AND CIRCUITS**



1. A solar cell of area  $1.0 \text{ cm}^2$ , operating at 1.0 sun intensity, has a short circuit current of 20 mA, and an open circuit voltage of 0.65 V. Assuming room temperature operation and thermal equivalent voltage of 26 mV, the open circuit voltage (in volts, correct to two decimal places) at 0.2 sun intensity is \_\_\_\_\_



2. A bar of Gallium Arsenide (GaAs) is doped with Silicon such that the Silicon atoms occupy Gallium Arsenic sites in the GaAs crystal. Whicho one of the following statements is true? [GATE - 2017]

(a) Silicon atom act as p-type dopants in Arsenic sites and n-type dopants in Gallium sites

(b) Silicon atoms act as n-type dopants in Arsenic sites and p-type dopants in Gallium sites

(c) Silicon atoms act as p-type dopants in Arsenic sites as well as Gallium sites

(d) Silicon atoms act as n-type dopants in Arsenic sites as well as Gallium sites

**3.** The figure below shows the doping distribution in a P-type semiconductor in log scale.



The magnitude of the electric field (in kV/cm) in the semiconductor due to non uniform doping is .

[GATE - 2016]

**4.** A small percentage of impurity is added to intrinsic semiconductor at 300 K. Which one of the following statements is true for the energy band diagram shown in the following figure?





(a)Intrinsic semiconductor doped with pentavalent atoms to form n-types semiconductor

(b) Intrinsic semiconductor doped with trivalent atoms to form n-types semiconductor

(c)Intrinsic semiconductor doped with pentavalent atoms to form p-types semiconductor

(d) Intrinsic semiconductor doped with trivalent atoms to form p-type semiconductor

5. Consider a region of silicon denote of electrons and holes, with an ionized donor density of  $N_d^+ = 10^{17} \text{ cm}^{-3}$ . The electric filed at x = 0 is 0 V/cm and the electric filed at x = L is 50 kV/cm in the positive x direction. Assume that the electric filed is zero in the y and z directions at all points.

$$N_{d}^{+} = 10^{17} \text{ cm}^{-3}$$

$$X=0$$

$$X=L$$

Given  $q = 1.6 \times 10^{-19}$  coulomb,  $\epsilon_0 = 8.85 \times 10^{-14}$  F/cm,  $\epsilon_r = 11.7$  for silicon, the value of L in nm is

#### [GATE - 2016]

6. A silicon bar is doped with donor impurities  $N_D = 2.25 \times 10^{15}$  atoms /cm<sup>3</sup>. Given the intrinsic carrier concentration of silicon at T = 300K is  $n_i = 1.5 \times 10^{10}$  cm<sup>-3</sup>. Assuming complete impurity ionization, the equilibrium electron and hole concentrations are [GATE - 2014] (a)  $n_0 = 1.5 \times 10^{16}$  cm<sup>-3</sup>,  $p_0 = 1.5 \times 10^5$  cm<sup>-3</sup>

(b)  $n_0 = 1.5 \times 10^{10} \text{ cm}^{-3}$ ,  $p_0 = 1.5 \times 10^{15} \text{ cm}^{-3}$ 

#### ELECTRONIC DEVICES AND CIRCUITS

GATE-2019

G

**ESE OBJ QUESTIONS** 

<ol> <li>Silicon devices can be employed for a higher temperature limit (190 °C to 200 °C) as compared to germanium devices (85°C to 100°C). With respect to this, which of the following are incorrect?</li> <li>higher resistivity of silicon</li> <li>Higher gap energy of silicon</li> <li>Lower intrinsic concentration of silicon</li> </ol>	<ul> <li>small amount of conductivity .This can be altered by [EC ESE - 2015]</li> <li>(a) Gettering (b) Doping</li> <li>(c) Squeezing (d) Sintering</li> <li>6. The energy gap in the energy band structure of a material is 9eV at room temperature .The</li> </ul>
<ul> <li>4. Use of silicon devices in high – power applications</li> <li>Which of the above statements are correct? [EC ESE - 2018] (a) 1, 2 and 4 (b) 1, 2 and 3 </li> </ul>	material is[EC ESE - 2015](a) Semiconductor(b) Conductor(c) Metal(d) Insulator
<ul> <li>(c) 1, 3 and 4</li> <li>(d) 2, 3 and 4</li> <li>2. A sample of germanium is made p-type by addition of indium at the rate of one indium</li> </ul>	7. The number of holes in and N-type silicon with intrinsic value $1.5 \times 10^{10}$ /cm <sup>3</sup> and doping concentration of $10^{17}$ /cm <sup>2</sup> , by using mass action law is
atom for every 2.5 × 10 germanium atoms. Given, $n_i = 2.5 \times 10^{19} / m^3$ at 300 K and the number of germanium atoms per $m^3 = 4.4 \times 10^{28}$ . What is the value of $n_p$ ?	(a) $6.67 \times 10^{6}$ /cc (b) $4.44 \times 10^{-25}$ /cc (c) $1.5 \times 10^{-24}$ /cc (d) $2.25 \times 10^{3}$ /cc 8 Statement (D) : Hall voltage is given by
(a) $3.55 \times 10^{18}$ /m <sup>3</sup> (b) $3.76 \times 10^{18}$ /m <sup>3</sup> (c) $7.87 \times 10^{18}$ /m <sup>3</sup> (d) $9.94 \times 10^{18}$ /m <sup>3</sup>	$V_{\rm H} = R_{\rm H} \frac{I.H}{t}$ where I is the current , H is the magnetic field strength , t is the thickness of
<b>3.</b> For intrinsic gallium arsenide , conductivity at room temperature is $10^{-6}(\Omega-m)^{-1}$ , the electron and hole mobilities are, respectivities 0.85 and $0.04m^2V$ -s. The intrinsic carrier concentration at	Statement (II) : Hall effect does not sense the carrier concentration [EC ESE - 2014]
$\begin{array}{ll} \mbox{room temperature is} & \mbox{[EC ESE - 2017]} \\ (a) \ 7.0 \times 10^{12} m^{-3} & (b) \ 0.7 \times 10^{12} m^{-3} \\ (c) \ 7.0 \times 10^{-12} m^{-3} & (d) \ 0.7 \times 10^{-12} m^{-3} \end{array}$	<ul> <li>(a) Both Statement (I) and Statement (II) are individually true and Statement (II) is the correct explanation of Statement (I).</li> <li>(b) Both Statement (I) and Statement (II) are individually true but Statement (II) is not that</li> </ul>
4. For which one of the following materials, is the Hall coefficient closest to zero [EC ESE - 2015]	<ul> <li>(II) is not the correct explanation of Statement (II) is not the correct explanation of Statement (I)</li> <li>(c) Statement (I) is true but Statement (II) is false.</li> <li>(d) Statement (I) is false but Statement (II) is</li> </ul>
<ul> <li>(a) Metal</li> <li>(b) Insulator</li> <li>(c) Intrinsic semiconductor</li> <li>(d) Alloy</li> </ul>	<ul> <li>9. Drift velocity in a metal is</li> </ul>
5. At temperature of 298 kelvin, silicon is not suitable for most electronic applications , due to	(a) Inversely proportional to the force on an electron due to applied electric field



### CHAPTER - 2 *DIODES*

#### **2.1 PN JUNCTION DIODES**

PN Junction diodes is formed by diffusing the p - type material to one side of junction and n - type of the material to other side of pn Junction i.e. the bonding force exists between p - type and n-type semiconductors.



□ is Squares represents charges not free to move (Ionized donor or acceptor atoms)

#### 2.1.1 Diffusion

Electro	on diffusion $- \ominus$ (free e <sup>-</sup> s)

(Free holes) 🕀

hole diffusion

#### 2.1.2 Space Charge Region

1. Diffusion forms dipole charge layer at pn junction interface.

2. There is a "built in" voltage at pn junction interface that prevents penetration of  $e^{-s}$  into p- side and holes into n – side.



1. In a uniformly doped abrupt p-n junction, the doping level of n-side is four times the doping level of p-side. The ratio of depletion layer width is:

(b) 0.5

(a) 0.25

(c) 1.0 (d) 2.0

**2.** In a junction diode:

(a) The depletion capacitance increases with (increase in reverse bias.

(b) The depletion capacitance decreases with increase in reverse- bias.

(c) The diffusion capacitance increases with increase in the forward bias.

(d) The diffusion capacitance is much higher than the depletion capacitance when it is forward – biased.

3. The small signal capacitance of an abrupt p-n junction is  $1nF/cm^2$  at Zero bias. If the build – in voltage is 1V, the capacitance at a reversebias voltage of 99V is equal to: (a)55nF (b) 75nF

(a)55p1	(0 <i>)</i> / 5 pi	
(c) 100pF	(d) 125pF	

4. A p - n junction in series with a 100  $\Omega$  resistor, is forward – biased so that a current of 100 mA flows. If the voltage across this combination is instantaneously reversed to 10V at t = 0, the reverse current that flows through the diode at t = 0 is approximately given by: (a) Zero (b) 100 mA (c) 200 mA (d) 50mA

5. The 6 V Zener Diode shown in figure has zero Zener resistance and less current of 5mA. The minimum value of R so that the voltage across it does not fall below 6V is:



6. A zener diode in the circuit shown in figure, has a knee current of 5mA and a maximum allowed power dissipation of 300mW. What are the minimum and maximum load currents that can be drawn safely from the circuit, keeping the output voltage  $V_0$  constant at 6V?



7. Compared to a p- n junction with  $N_A = N_D$ =  $10^{14}$ /cm<sup>3</sup>, which one of the following statements is true for a p - n junction with  $N_A = N_D = 10^{20}$ /cm<sup>3</sup>?

(a) Reverse breakdown voltage is lower and depletion capacitance is lower.

(b) Reverse breakdown voltage is higher and depletion capacitance is lower.

(c) Reverse breakdown voltage is lower and depletion capacitance is higher.

(d) Reverse breakdown voltage is higher and depletion capacitance is higher.

**8.** A  $p^+$  n junction has a built in potential of 0.8V. The depletion layer width at a reverse –







**1.** Current voltage relation for a Ge diode is given by  $I = I_0 \times (e^{MV} - 1)$  at room temperature. I<sub>0</sub> is the reverse saturation current at room temperature. Assume room temperature is 22°C. The factor M is (b) 0.025 (a) 10 (c) 20 (d) 40 2. Current voltage relation for a Si diode is  $V_1$ ,  $V_2$ ,  $V_3$  should be marked at points given by respectively. and  $I = I_0 \times (e^{MV} - 1)$  at room temperature, where  $I_0$ (a) A, B, C (b) C, B, A is the reverse saturation current at room (c) A, C, B. (d) B, C, A temperature. Assume room temperature as 72°F. The factor M is approximately Linked Statement for O.5 & O.6 (a) 10 (b) 0.025 Consider a Ge diode at room temperature when (c) 20(d) 40 the voltage across it is 0.3 volt. Linked Statement for 0.3 & 0.4 5. If the forward current for this diode is M  $I_0$ A voltage regulator is designed for output where I<sub>0</sub> is the reverse saturation current at voltage of 25 Volts DC to a load whose room temperature, the factor M is ..... (Assume maximum current is 150 mAs. Variation in  $e^6 \approx 400$  and room temperature is 22°C) input voltage is 55V to 75V. (a) 40,000 (b) 80,000 (d) 3,20,000 (c) 1,60,000 3. The minimum and maximum value of series resistance shall be approximately 6. If the temperature in case of the diode ohms. Zener diode power rating is 300 and considered in (Q.5) is raised to 50°C, the ratio watts. of the new forward current to the forward (a) 80 400 (b) 84,200 current obtained in (Q.5) shall be (Assume  $e^{10} \approx$ (c) 42,200 (d) 42,166.66 22,000). (a) 1.4 (b) 2.4 4. Shown in figure I – V characteristic of 3-(c) 3.4 (d) 4.4 diodes. V1, V2, V3 are the typical breakdown voltages (B.V) to be marked at points A, B, C 7. Assertion (A): In the manufacture of zener not necessarily in the same order. Assume: diodes, silicon is usually preferred.  $V_1 = B.V$  for ordinary pn – junction diode Reason(R): Silicon has higher temperature and V2: B.V for avalanche diode current capability.  $V_3$ : B.V for zener diode Choose the best alternative. (a) Both A and R are TRUE and R is the correct explanation of A. (b) Both A and R are TRUE and R is not the correct explanation of A. (c) A is TRUE but R is FALSE





**1.** In a p-n junction diode at equilibrium, which one of the following statements is NOT TRUE?

[GATE - 2018]

(a) The hole and electron diffusion current components are in the same direction.

(b) The hole and electron drift current components are in the same direction.

(c) On an average, holes and electrons drift in opposite direction.

(d) On an average, electrons drift and diffuse in the same direction.

2. A p-n step junction diode with a contact potential of 0.65 V has a depletion width of 1  $\mu$ m at equilibrium. The forward voltage (in volts, correct to two decimal places) at which this width reduces to 0.6  $\mu$ m is \_\_\_\_\_.

#### [GATE - 2018]

**3.** Red (R), Green (G) and Blue (B) Light Emitting Diodes (LEDs) were fabricated using p-n junctions of three different inorganic semiconductors having different band-gaps. The built-in voltages of red, green and blue diodes are  $V_R$ ,  $V_G$  and  $V_B$ , respectively. Assume donor and acceptor doping to be the same (N<sub>A</sub> and N<sub>D</sub> respectively) in the p and n sides of all the three diodes.

Which one of the following relationships about the built-in voltages is TRUE?

$$[GATE - 2018] \\ (a) V_R > V_G > V_B \\ (b) V_R < V_G < V_B \\ (c) V_R = V_G = V_B \\ (d) V_R > V_G < V_B \\ (d) V_R > V_B \\ (d) V_R \\ (d) V_R > V_B \\ (d) V_R \\ (d) V_R > V_B \\ (d) V_R \\$$

4. A junction is made between  $p^-$  S with doping density  $N_{A1} = 10^{15} \text{ cm}^{-3}$  and p Si with doping density  $N_{A2} = 10^{17} \text{ cm}^{-3}$ .

Given: Boltzmann constant  $k = 1.38 \times 10^{-23}$  J. K<sup>-1</sup>, electronic charge  $q = 1.6 \times 10^{-19}$  C.

Assume 100% acceptor ionization.

At room temperature (T = 300K), the magnitude of the built-in potential (in volts, correct to two decimal places) across this junction will be

#### [GATE - 2018]

5. A DC current of 26  $\mu$ A flows through the circuit shown. The diode in the circuit is forward biased and it has an ideality factor of one. At the quiescent point, the diode has a junction capacitance of 0.5 nF. Its neutral region resistances can be neglected. Assume that the room temperature thermal equivalent voltage is 26 mV.



For  $\omega = 2 \times 10^6$  rad/s, the amplitude of the small-signal component of diode current (in  $\mu$ A, correct to one decimal place) is

[GATE - 2018]

6. The circuit shown in the figure is used to provide regulated voltage (5 V) across the 1 kQ resistor. Assume that the Zener diode has a constant reverse breakdown voltage for a current range, starting from a minimum required Zener current,  $I_{Zmin} = 2$  mA to its maximum allowable current. The input voltage V<sub>1</sub>, may vary by 5% from its nominal value of 6 V. The

G

#### ELECTRONIC DEVICES AND CIRCUITS

**ESE OBJ QUESTIONS** 

<b>1.</b> Consider the following statements regarding the formation P-N junctions:		<b>4.</b> Which of the followin light emitting diodes ?	ng materials is used in
1 Holes diffuse across the junction from P -		light childhig diodes .	IEC ESE - 2017]
side to N-side.		(a) Gallium arsenide sulph	nate
2. The depletion layer is wiped out.		(b) Gallium arsenide phos	phide
3. There is continuous flow of current	across the	(c) Gallium chromate pho	sphide
iunction.		(d) Gallium phophide sult	bhate
4. A barrier potential is set up a	across the	(.)	
iunction.		5. In a photoconductive	cell the resistance . of
Which of the above statements are cor	rect?	the semi conductor n	naterial varies with
IEC ES	SE - 2018]	intensity of incident light.	
(a) 1 and 3 (b) 2 and 3	,	, .	[EC ESE - 2017]
(c) 1 and 4 (d) 2 and 4		(a) Directly	. ,
		(b) Inversely	
2. In tunnel diode, the Fermi level lies	5	(c) Exponentially	
EC ES	SE - 2018]	(d) Logarithmically	
(a) Inside valence band of p-type a	and inside		
conduction band of n-type semiconduc	ctors.	6. Consider the following	g statements :
(b) In the energy band gap but	closer to	The main contribution to photo conduction is by	
conduction band of n-type semiconduc	ctors	1. The generation of elect	fron and hole pair by a
(c) In the energy band gap but closer	to valence	photon	
band of p-type semiconductor		2.a donor electron jumpir	ng into the conduction
(d) In the energy band gap but above	ve valence	band because of a photon'	's energy
band of p-type and below conduction	band of n-	3.a valence electron jum	ping into an acceptor
type semiconductors		state because of a photon'	s energy
		Which of the above staten	nents is/are correct?
3. Statement (I):			[EC ESE - 2017]
The width of depletion layer of a P-I	V junction	(a) 1 only	(b) 2 only
is increased under reverse bias.		(c) 3 only	(d) 1, 2 and 3
Statement (II):			
Junction breakdown occurs under reve	rse bias.	7. A low resistance LDR	of $20\Omega$ , operated at a
LEC ESI	<u>s</u> - 2018j	certain intensity of light	t, is to be protected
Caller		through a series resistance	e in such a way that up
Codes:	-4 (II)	to 12mA of current is	to flow at a supply
(a) Boin Statement (1) and Statement	$(\Pi)$ are $(\Pi)$ is the	voltage of 10V . what is the	he nearest value of the
individually true and Statement (I)	I) is the	protective resistance ?	
(b) Both Statement (I) and Statement	nt (II) are	()	[EC ESE - 2017]
individually true but Statement (II)	is not the	(a) $8/3 \Omega^2$	(b) 813 Ω
correct explanation of Statement (I)	is not the	(c) $273 \Omega$	(d) 81 $\Omega$
(c) Statement (I) is true but Statem	ent (II) is	9 Dhataaanduatiiritaa	a abanatanistis -f
false	ciii (11) 15	o. Photoconductivity is	a characteristic of
(d) Statement (I) is false but Statem	ent (II) is	semiconductors. when I	ingin tails on certain
true		seniiconduciors, it	[EC ESE - 2017]

**ECG PUBLICATIONS** A unit of ENGINEERS CAREER GROUP

#### **CHAPTER - 3** BIPOLAR TRANSISTOR

#### **3.1 BIPOLAR TRANSISTOR**

A transistor is basically a Si on Ge crystal containing three separate regions. It can be either NPN or PNP type the middle region is called the base and the outer two regions are called emitter and the collector. The outer layers although they are of same type but their functions cannot be changed. They have different physical and electrical properties.

In most transistors, emitter is heavily doped. Its job is to emit or inject electrons into the base. These bases are lightly doped and very thin, it passes most of the emitter-injected electrons on to the collector. The doping level of collector is intermediate between the heavy doping of emitter and the light doping of the base.

The collector is so named because it collects electrons from base. The collector is the largest of the three regions; it must dissipate more heat than the emitter or base. The transistor has two junctions. One between emitter and the base and other between the base and the collector. Because of this the transistor is similar to two diodes, one emitter base diode and other collector base diode.

When transistor is made, the diffusion of free electrons across the junction produces two depletion layers. For each of these depletion layers, the barrier potential is 0.7 V for Si transistor and 0.3 V for Ge transistor.



The depletion layers do not have the same width, because different regions have different doping levels. The more heavily doped a region is, the greater the concentration of ions near the junction. This means the depletion layer penetrates more deeply into the base and slightly into emitter. Similarly, it penetration more into collector. The thickness of collector depletion layer is large while the base depletion layer is small as shown in fig.

If both the junctions are forward biased using two D.C sources, as shown in free electrons (majority carriers) enter the emitter and collector of the transistor, joins at the base and come out of the base. Because both the diodes are forward biased, the emitter and collector currents are large.



If both the junction are reverse biased as shown in then small currents flows through both junctions only due to thermally produced minority carriers and surface leakage. Thermally produced carriers are temperature dependent it approximately doubles for every 10 degree Celsius rise in ambient temperature. The surface leakage current increases with voltage.



Example 1. In a common emitter tr. at Example 2. Determine all mode voltage &  $V_{C_{\epsilon}} = 1V$ ,  $V_{BE}$  is adjusted to give a collector current through all the branches for given circuit current of 1mA keeping  $V_{B \in}$  constant  $V_{C \in}$  is assume  $\beta = 100$ . increased to 11V find new value of ic if Solution.  $V_A = 100V.$ Solution.

Solution:  

$$V_{CE} = 1V \qquad I_{C} = \beta I_{B} + I_{CE0}$$

$$I_{C} = 10^{-3} \qquad I_{C} = \beta I_{B} + I_{CE} + I_{CE0}$$

$$i_{C} = I_{S} e^{\frac{V_{BE}}{V_{T}}} \left(1 + \frac{V_{CE}}{V_{A}}\right)$$

$$\frac{i_{C}'}{i_{C}} = \frac{I_{S}}{I_{S}} \frac{e^{\frac{V_{BE}}{V_{T}}} \left(1 + \frac{V_{CE}}{V_{A}}\right)}{e^{\frac{V_{BE}}{V_{T}}} \left(1 + \frac{V_{CE}}{V_{A}}\right)} = \frac{1 + \frac{1}{\sqrt{A}}}{\left(1 + \frac{11}{100}\right)} \times 10^{-3}$$

$$i_{C}' = 1.11 \times 10^{-3} = 1.1 \text{mA}$$
Slope =  $\frac{1\text{mA}}{1 + 100} = \frac{1}{101}$ 

$$\frac{IC_{2} - IC_{1}}{11 - 1} = \frac{1}{101}$$

$$IC_{2} = \frac{10 + 101}{101} = 1.1 \text{wA}$$



One is npn other is pnp so can't operated simultaneously one will ON & other OFF  $I_{C} = 3.9 \text{ mA}$  $I_E \ 3.9 \ 39 mA$  $5 - I_{B}(10k) - 0.7 - (1k)I_{E} = 0$  $5 - 10I_{B} - 0.7 - 101 I_{B} = 0$ 



GATE-2019



profile in the base region of an npn BJT, biased in the active region, is linear, as shown in the figure. If the area of the emitter-base junction is  $0.001 \text{ cm}^2$ ,  $\mu_n = 800 \text{ cm}^2/(\text{V-s})$  in the base region and depletion layer widths are negligible, then the collector current  $I_c(\text{in mA})$  at room temperature is

(Given: thermal voltage  $V_T = 26mV$  at room temperature, electronic charge  $q = 1.6 \times 10^{-19}$  C)







- (a) Only in active mode
- (b) Only in active and saturation modes
- (c) Only in active and cut-off modes
- (d) In active, saturation and cut-off modes

**3.** In the ac equivalent circuit shown, the two BJTs are biased in active region and have identical parameters with  $\beta >>1$ . The open circuit small signal voltage gain is approximately

[GATE - 2015]



**4.** If the base width in a bipolar junction transistor is doubled, which one of the following statements will be TRUE?

#### [GATE - 2015]

(a) Current gain will increase.

(b) Unity gain frequency will increase.(c) Emitter-base junction capacitance will

increase

(d) Early voltage will increase

5. An n-p-n BJT having reverse saturation current  $I_S = 10^{-15}$  A is biased in the forward active region with  $V_{BE} = 700$  mV. The thermal voltage (V<sub>T</sub>) is 25mV and the current gain ( $\beta$ ) may vary from 50 to 150 due to manufacturing variations. The maximum emitter current (in  $\mu$ A) is

[GATE - 2015]

6. A good current buffer has

[GATE - 2014] (a) Low input impedance and low output impedance

(b) Low input impedance and high output impedance

(c) High input impedance and low output impedance

(d) High impedance and high output impedance

7. An increase in the recombination of a BJT will increase

[GATE - 2014]

(a) The common emitter dc current gain

9

#### **ELECTRONICS DEVICES & CIRCUITS**

**ESE OBJ QUESTIONS** 

1. The $h_{FE}$ values in the specification sheet of a transistor are $h_{FE(max)} = 225$ and $h_{FE(min)} = 64$ . What value of $h_{FE}$ is to be adopted in practice?		5. The best device for improving the switching speeds of bipolar transistors is [EC ESE - 2014] (a) Speed –up capacitor
(a) 64	(b) 100	(b) Transistor with higher cut –off frequency
(c) 120	(d) 225	(c) Clamping diode
		(d) Clamping diode with zero storage time
2. In a transistor, the bas	e current and collector	
current are , respectively	. 60uA and 1.75mA.	6. The early effect in bipolar junction
The value if $\alpha$ is nearly	, p	transistor is caused by
	IEC ESE - 2017]	[EC ESE - 2014]
(a) 0.91	(b) 0.97	(a) Fast turn off
(c) 1.3	(d) 1.7	(b) Fast turn on
		(c) Large emitter to base forward bias
<b>3.</b> Consider the following	g statements regarding	(d) Large collector to base reverse bias
an N-P-N Bipolar Junctio	n transistor :	
1.Emitter diode is forwar	d biased and collector	7. To get higher cut –off frequency in a BJT,
diode is reverse biased		sheet resistance should be
2.Emitter has many free e	lectrons	<b>[EC ESE - 2014]</b>
3.Free electrons are injec	ted into base and pass	(a) Low
through collector	1	(b) High
4.Depletion layers around	l junction J1 and J2 of	(c) Equal to cut –off frequency
BJT are widened	5	(d) Zero
Which of the above staten	nents are correct ?	
	[EC ESE - 2015]	<b>8.</b> When a transistor is saturated
(a) 1, 2 and 4	(b) 1, 3 and 4	[EC ESE - 2013]
(c) 2, 3 and 4	(d) 1, 2 and 3	(a) The emitter potential is more than the base –
		collector potential
4. Consider the following	g statements regarding	(b) The collector potential is more than the base
opt couplers :		emitter potential
1. Opt couplers are LED	s driving photodiodes	(c) The base potential is more than the emitter –
in a single package	to provide electrical	collector potential
isolation between input an	nd output.	(d) The base , emitter and collector are almost
2.Optocouper is LED dri	ving a phototransistor	the same potential
in a single package	that replaces pulse	
transformers working at input zero crossing		9. If the $\alpha$ value of a transistor changes 0.5%
3.Optocouplers are used as temporary non fixed		from its nominal value of 0.9, the percentage
joints between optical fiber terminations		change is $\beta$ will be
Which of the above staten	nents are correct ?	[EC ESE - 2013]
	[EC ESE - 2015]	(a) 0% (b) 2.5%
(a) 1, 2 and 3	(b) 1 and 2 only	(c) 5% (d) 7.5%
(c) 1 and 3 only	(d) 2 and 3 only	
		<b>10.</b> In a bipolar junction transistor an increase
		in magnitude of collector voltage increase the



#### **CHAPTER - 4** FIELD – EFFECT TRANSISTOR (FET)

#### 4.1 FET

#### 4.1.1 Introduction

1. The Field – Effect Transistor (FET) is type of transistor that works by modulating a microscopic electric field inside a semiconductor material.



4.2 JFET(Junction Field Effect Transistor) 4.2.1 Symbol and Representation





#### FIELD EFFECT TRANSISTOR (FET)



**Example 1.** Consider a process technology for which  $L_{min} = 0.4\mu m$ ,  $t_{ox} = 8nm$ ,  $\mu_n = 450 \text{ cm}^2$  /V.S, and  $V_t = 0.7V$ . (a) Find  $C_{ox}$  and  $k'_n$ . (b) For a MOSFET with W/L = 10, calculate the values of  $V_{OV}$ ,  $V_{GS}$ , and  $V_{DSmin}$  needed to operate the FET in the saturation region with a dc current  $I_D = 100\mu A$ . (c) For the device in (b), find the values of  $V_{OV}$  and  $V_{GS}$  required to cause the device to operate as a 1000  $\Box$  resistor for very small  $V_{DS}$ .

(a) 
$$C_{OX} = \frac{\varepsilon_{OX}}{t_{ox}} = \frac{3.45 \times 10^{-11}}{8 \times 10^{-9}}$$
  
= 4.32×10<sup>-3</sup> F/m<sup>2</sup> = 4.32 fF/µm<sup>2</sup>

$$k'_n = \mu_n C_{ox} = 450 \left( \frac{cm^2}{V} .s \right) \times 4.32 \text{ fF} / \mu m^2$$
  
= 194 × 10<sup>-6</sup> F/V.s = 194 µA/V<sup>2</sup>

(b) For operation in the saturation region  

$$i_D = \frac{1}{2} \dot{k_n} (v_{GS} - V_t)^2$$

Thus, 
$$100 = \frac{1}{2} \times 194 \times \frac{8}{0.8} (V_{GS} - 0.7)^2$$
  
Which results in  $V_{GS} - 0.7 = 0.32$  V  
Or  $V_{GS} = 1.02$  V  
And  $V_{DSmin} = V_{GS} - 0.7 = 0.32$ V

For the MOSFET in the triode region with  $\nu_{\text{DS}}$  very small,

$$\dot{i}_{D} = k_{n}' \frac{W}{L} (V_{GS} - V_{t}) V_{DS}$$

From which the drain to source resistance  $r_{DS}$  can be found as

$$r_{DS} = \frac{v_{DS}}{i_D} | \text{small } v_{DS} = \frac{1}{\left[k'_n \frac{W}{L}(v_{GS} - V_t)\right]}$$
  
Thus  $1000 = \frac{1}{\left[194 \times 10^{-6} \times 10(v_{GS} - 0.7)\right]}$   
Which yields,  $V_{GS} - 0.7 = 0.52V$   
Or  $V_{GS} = 1.22V$ 

**ELECTRONIC DEVICES AND CIRCUITS** 



Linked Statement for Q.1 & Q.2	A certain p-channel Si- MOSFET has the	
Shown below is the transfer characteristics for n	following parameters,	
– channel MOSFET.	Doping concentration $N_a = 1.5 \times 10^{17} \text{ cm}^{-3}$	
$I_{D}(mA)$	Relative dielectric constant $\in = 11.8$	
	Relative dielectric constant of SiO <sub>2</sub> : $\in_{ir} = 4$	
<b>A</b> 10mA	Insulator depth : $d = 0.02 \ \mu m$	
	Operating temperature : $T = 300^{\circ}$ K	
	Intrinsic carrier density : $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$	
$\leftarrow$ V <sub>cr</sub> (volts)	5 1	
-4V (0,0)	5. The surface potential for strong inversion is	
	(a) $4V$ (b) $0.838 V$	
	(c) - 4V (d) -0.838 V	
1. At $V_{GS}$ (Gate – to source voltage)	6. The insulator capacitance is	
= -2V, the I <sub>D</sub> shall be	(a) $1.77 \text{ mF/m}^2$ (b) $3.54 \text{ mF/m}^2$	
(a) 5 mA (b) 2 mA	(c) $5.31 \text{ mF/m}^2$ (d) $7.08 \text{ mF/m}^2$	
(c) $-2.5 \text{ mA}$ (d) $2.5 \text{ mA}$		
	Linked Statement for O.7 & O.8	
2. When $I_D$ is 5mA, the $V_{GS}$ will be and	A certain n – channel MOSFET ha the	
MOSFET is	following parameters:	
(a) 1.2V, enhancement type	Channel length : $L = 4 \mu m$	
(b) - 1.2 V, depletion type	Channel depth $Z = 12 \mu m$	
(c) 2V, enhancement type	Insulator thickness $d = 0.04 \text{ µm}$	
(d) –2V depletion type	Gate voltage $: V_a = 5V$	
	Doping factor $m = 1$	
Linked Statement for Q.3 & Q.4	Threshold voltage $: V_{th} = 0.10 V$	
A silicon JFET at 300°K has the following	Electron mobility $:u_r=1350 \text{ cm}^2/\text{V-s}$	
parameters:	Electron velocity $= 1350 \text{ cm}^2/\text{V-s}$	
Electron density : $N_d = 1 \times 10^{17} \text{ cm}^{-3}$	Electron velocity $V = 1.7 \times 10^7$ cm/s	
Hole density : $N_a = 1 \times 10^{19} \text{ cm}^{-3}$	Relative dielectric	
Relative dielectric constant = $\epsilon_r = 11.8$	Constant of SiO <sub>2</sub> $: \in = 4$	
Channel height : $a = 0.20 \ \mu m$		
Intrinsic carrier density : $n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$	7. The insulator capacitance is $F/m^2$ and	
	saturation drain current is mA	
<b>3.</b> The pinch – off voltage is $\approx$	(a) $8.85 \times 10^{-4}$ 8.85 (b) $8.85 \times 10^{-12}$ 8.85	
(a) $1.5V$ (b) $-1.5V$	(c) $8.85 \times 10^{-14}$ 6 (d) $8.85 \times 10^{-9}$ 17	
(c) 3V (d) 6V	$(0) 0.05 \times 10^{-1}, 0^{-1}$	
	8. The maximum operating frequency in the	
4. The built in voltage is	saturation region is	
(a) 0.47 V (b) 3V	(a) 6.76 Hz (b) 6.76 MHz	
(c) $-3V$ (d) 0.94 V	(c) 6.76 GHz (d) 6.76 THz	
	9. Consider the following statements with	
Linked Statement for Q.5 & Q.6	respect to V-MOS	



#### ELECTRONIC DEVICES AND CIRCUITS



one with light source of wavelength  $\lambda_1 = 156$  is the value of the inversion carrier density for nm (System 1) and another with light source of wavelength  $\lambda_2 = 325$  nm (System 2). Both photolithography systems are otherwise identical. If the minimum feature sizes that can be realized using System 1 and System 2 are  $L_{min1}$  and  $L_{min2}$  respectively, the ratio  $L_{min1}/L_{min2}$ (correct to two decimal places) is

[GATE - 2018]

2. Consider an n-channel metal oxide semiconductor field effect transistor (MOSFET) with a gate-to source voltage of 1.8V. Assume that  $\frac{W}{L} = 4$  ,  $\mu_n C_{ox} = 70 \times 10^{-6} AV^{-2}$ , the

threshold voltage is 0.3V, and the channel length modulation parameter is 0.09 V<sup>-1</sup>, In the saturation region, the drain conductance (in micro Siemens)is 1

1. There are two photolithography systems: inversion carrier density is  $4 \times 10^{11}$  cm<sup>-2</sup>. What  $V_{G} = 1.8 \text{ V}?$ 

> [GATE - 216] (a)  $4.5 \times 10^{11} \text{ cm}^{-2}$ (c)  $7.2 \times 10^{11} \text{ cm}^{-2}$ (b)  $6.0 \times 10^{11} \text{ cm}^{-2}$ (d)  $8.4 \times 10^{11} \text{ cm}^{-2}$

> 5. Consider a long-channel NMOS transistor with source and body connected together. Assume that the electron mobility is independent of Vgs and VDS. Given,  $g_m = 0.5 \mu A/V$  for  $V_{DS} = 50 \text{ m V}$  and  $V_{gs} = 2V$ ,

$$g_d = 8\mu A/V$$
 for  $V_{gs} = 2 V$  and  $V_{DS} = 0 V$ ,  
Where  $g_m = \frac{dI_D}{dV_{gs}}$  and  $g_d = \frac{dI_D}{dV_{DS}}$ 

The threshold voltage (in volts) of the transistor is

[GATE - 2016]

micro Siemens)is\_\_\_\_\_.  
**[GATE - 2016]**  
**3.** Consider the following statements for a metal oxide semiconductor field after effect transistor (MOSFET):  
P : As channel length reduces, OFF-state current increases  
Q : As channel length reduces, output resistance decreases  
increases  
R : As channel length reduces, threshold voltage remains constant  
S: As channel reduces, ON current increases.  
Which of the above statements are INCORRECT?  
**[GATE - 2016]**  
(a) If the device length L is increased, the resistance increases  
(b) If the device length L is increased, the resistance increases  
(c) If the device length L is increased, the resistance increases  
(d) If VGS is increased, the resistance increases  
(for used to be prediction of the maximum depletion layer thickness is 100 mm. The permittivity's of the semiconductor and the oxide layer are 
$$\varepsilon_0 + \varepsilon_{ex}$$
 respectively. Assuming  $\frac{\varepsilon_s}{\varepsilon_{ox}}$  the ratio of the maximum capacitance to the minimum capacitance of this MOS capacitor is \_\_\_\_\_\_.  
**[GATE - 2016]**

GATE-2019

FIELD EFFECT TRANSISTOR (FET)

**ESE OBJ QUESTIONS** 1. For an n-channel silicon JEET with  $a = 2 \times |(d)$  Statement (I) is false but Statement (II) is  $10^{-4}$  cm and channel resistivity  $\rho - 5\Omega$ -cm,  $\mu_n =$ true. 1300 cm<sup>2</sup>/V-s and  $\varepsilon_0 = 9 \times 10^{-12}$  F/m, the pinch 5. A gate of drain –connected enchancement mode MOSFET is an example of off voltage, V<sub>p</sub>, is nearly [EC ESE - 2012] [EC ESE - 2018] (a) An active load (a) 2.30 V (b) 2.85 V (b) A switching device (c) 3.25 V (d) 3.90 V (c) A three -terminal device (d) A diode **2.** For JFET , the drain current  $I_D$  is : [EC ESE - 2017] 6. Thermal run-away is not possible in FET (a)  $I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)^{1/2}$  (b)  $I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)$ because, as the temperature of FET increases? [EC ESE - 2012] (a) The drain current increases (c)  $I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)^{3/2}$  (d)  $I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)^{3/2}$ (b) The mobility increases (c) The mobility decreases (d) The transconductance increases 7. Consider the following statements related to 3. Thermal runaway is not possible in FET JFET :? because as the temperature of the FET increase 1. Its operation depends on the flow of minority [EC ESE - 2017] carriers only (a) Mobility decreases 2. It is less noisy than BJT (b) Trans – conductance increases 3. It has poor thermal stability (c) Drain current increases 4. It is relatively immune to radiation (d) Trans – conductance decreases The correct statements are [EC ESE - 2012] 4. Statement (I) : The gate of MOSEFT is (a) 1, 2, 3, 4(b) 1 and 2 only insulated from the body of FET by deposition (d) 3 and 4 only(c) 2 and 4 only of a very thin fragile layer of SiO<sub>2</sub> over the substrate 8. Body effect in MOSFETs result in Statement (II) : The device is therefore called [EC ESE - 2012] as an insulator gate field -effect transistor (a) Increase in the value of Transconductance (IGFET)? (b) change in the value of threshold [EC ESE - 2012] (c) decrease in the value of Transconductance (a) Both Statement (I) and Statement (II) are (d) increase in the value of output resistance individually true and Statement (II) is the correct explanation of Statement (I). 9. Assertion (A) : The resistance of a FET in (b) Both Statement (I) and Statement (II) are non-conducting region is very high individually true but Statement (II) is not the Reason (R) : The FET is semiconductor device correct explanation of Statement (I) [EC ESE - 2012] (c) Statement (I) is true but Statement (II) is Both A and R are individually true and R (a) false. is the correct explanation of A

#### **INTEGRATED CIRCUIT FABRICATION**

#### **CHAPTER - 5 INTEGRATED CIRCUIT FABRICATION**

#### **5.1 INTRODUCTION**

The starting material for integrated circuit (IC) fabrication is the single crystal silicon water. The end product of fabrication is functioning chips that are ready for packaging and final electrical testing before being shipped to the customer. The intermediated steps are referred to as water fabrication (in cluding sort). Water fabrication refers to the set of manufacturing processes used to create semiconductor devices and circuits.

Some common water terminology used are chip, die, device, circuit, and microchip. These refer to patterns covering the water surface that provide specific functionality. The terminology die and chip are most commonly used and interchangeably refer to one standalone unit on the water surface. Thus, a water can be said to be divided into many dies or chips, and shown in figure.



Schematic of water showing the division into individual dies. One individual die with electrical contacts is also shown. Some of these dies are used for testing. Dies at the edge dies are incomplete. Adapted from Microchip Fabrication - Peter Van Zant. Schematic of various components of a water.

1.Chip

- 2.Scribe
- 3.Line
- 4.Test die

5.Edge chips

5. Water Crystal Plane



#### INTEGRATED CIRCUIT FABRICATION





#### INTEGRATED CIRCUIT FABRICATION

ESE OBJ QUESTIONS

1. When the photo resist coating \* during IC (b) The aluminium contacts to the collector, fabricating exposed to ultraviolet light the photo base an emitter regions of the transistors in the ICs are laid in the same plane resist becomes [EC ESE - 2013] (c) The collector, base and emitter regions of the transistors in ICs are laid in the same plane (a) Oxidised (b) Ionized (c) Polymerised (d) Brittle (d) The device looks like a thin plane water 2. The p – type epitaxial layer grown over an n 6. Which of the following capacitors are made - type substrate for fabricating a bipolar use of widely for a capacitance application in transistor will function as monolithic ICs. (i) MOS capacitor [EC ESE - 2011] (a) The collector of a p - n - p transistor (ii) Collector Substrate capacitor (b) The base of an n - p - n transistor (iii) Collector base capacitor (c) The emitter of a p - n - p transistor (iv) Base - Emitter capacitor (d) The collector contact for p - n - p transistor. Select the correct answer using the code given below 3. The maximum concentration of the element [EC ESE - 2008] which can be dissolved in solid silicon at a (a) i and ii only (b) ii and iii only given temperature is termed as (c) iii and iv only (d) i and iv only [EC ESE - 2009] (a) Solid solubility 7. Assertion (A): The resistors and capacitors (b) Dissolution coefficient fabricated using IC technology have poor (c) Solidification index tolerances with respect to their absolute values. (d) Concentration index Reason (R): As all the components of the IC are fabricated simultaneously, their ratio of 4. The process of extension of a single tolerances is very low. crystal surface by growing a film in such a way [EC ESE - 2007] that the added atoms form a continuation of the (a) Both (A) and (R) are individually true and single – crystal structure is called (R) is the correct explanation of (A). (b) Both (A) and (R) are individually true but [EC ESE - 2009] (R) is not the correct explanation of (A). (a) Ion implantation (b) Chemical vapour deposition (c) (A) is true but (R) is false. (c) Electroplating (d) (A) is false but (R) is true. (d) Epitaxy 8. In integrated circuits, the design of 5. Why is the term 'planer technology' for electronic circuits is based on the approach of fabrication of devices in ICs used? use of [EC ESE - 2008] [EC ESE - 2006] (a) The variety of manufacturing processes by (a) maximum number of resistors in the circuit which devices are fabricated, takes place (b) large sized capacitor through a single plane (c) minimum chip area irrespective of the type of components in the design (d) Use of only bipolar transistor

## **About ECG Publications**

Engineers Career Group provides you a wide range of Printed Study Material designed specially for ESE, GATE & SSC-JE Preparation. Includes Mock Tests, Sample Papers, Previous Year Papers with Topic-Wise Solutions. Check it out today.

#### **Our Technical & Non-Technical Books**

### ESE (4 STREAMS) | GATE (5 STREAMS) | SSC-JE (3 STREAMS)



Order online on our website www.engineerscareergroup.in or from our Mobile App